



# Nexxim Components Help



ANSYS, Inc.  
Southpointe  
2600 Ansys Drive  
Canonsburg, PA 15317  
[ansysinfo@ansys.com](mailto:ansysinfo@ansys.com)  
<https://www.ansys.com>  
(T) 724-746-3304  
(F) 724-514-9494

Release 2024 R2  
July 2024

ANSYS, Inc. and  
ANSYS Europe,  
Ltd. are UL  
registered ISO  
9001:2015  
companies.

## Copyright and Trademark Information

© 1986-2024 ANSYS, Inc. Unauthorized use, distribution or duplication is prohibited.

ANSYS, Ansys Workbench, AUTODYN, CFX, FLUENT and any and all ANSYS, Inc. brand, product, service and feature names, logos and slogans are registered trademarks or trademarks of ANSYS, Inc. or its subsidiaries located in the United States or other countries. Icem CFD is a trademark used by ANSYS, Inc. under license. All other brand, product, service and feature names or trademarks are the property of their respective owners. FLEXlm and FLEXnet are trademarks of Flexera Software LLC.

## Disclaimer Notice

THIS ANSYS SOFTWARE PRODUCT AND PROGRAM DOCUMENTATION INCLUDE TRADE SECRETS AND ARE CONFIDENTIAL AND PROPRIETARY PRODUCTS OF ANSYS, INC., ITS SUBSIDIARIES, OR LICENSORS. The software products and documentation are furnished by ANSYS, Inc., its subsidiaries, or affiliates under a software license agreement that contains provisions concerning non-disclosure, copying, length and nature of use, compliance with exporting laws, warranties, disclaimers, limitations of liability, and remedies, and other provisions. The software products and documentation may be used, disclosed, transferred, or copied only in accordance with the terms and conditions of that software license agreement.

ANSYS, Inc. and ANSYS Europe, Ltd. are UL registered ISO 9001: 2015 companies.

## U.S. Government Rights

For U.S. Government users, except as specifically granted by the ANSYS, Inc. software license agreement, the use, duplication, or disclosure by the United States Government is subject to restrictions stated in the ANSYS, Inc. software license agreement and FAR 12.212 (for non-DOD licenses).

## Third-Party Software

See the legal information in the product help files for the complete Legal Notice for Ansys proprietary software and third-party software. If the Legal Notice is inaccessible, please contact ANSYS, Inc.

# Table of Contents

<b>Table of Contents</b> .....	<b>Contents-1</b>
<b>1 - Nexxim Component Models</b> .....	<b>1-1</b>
<b>2 - BJTs</b> .....	<b>2-1</b>
Bipolar Transistor Instance, Linear (Level 1) .....	2-1
BJT Level 1 Output Quantities .....	2-3
Level 1 Linear BJT Model (NPN or PNP) .....	2-4
Bipolar Transistor Instance, Quasi-Saturation (Level 2) .....	2-12
Level 2 Quasi-Saturation BJT Model .....	2-12
Bipolar Transistor Instance, VBIC95 (Level 4) .....	2-13
Level 4 VBIC95 BJT Model .....	2-14
Bipolar Transistor Instance, Philips MEXTRAM 503/504 (Level 6) .....	2-20
Level 6 BJT Philips MEXTRAM (503 or 504) Model .....	2-21
Bipolar Transistor Instance, HiCUM Model (Level 8) .....	2-28
Level 8 HiCUM BJT Model .....	2-29
Bipolar Transistor Instance, VBIC99 (Level 9) .....	2-36
Level 9 VBIC99 BJT Model .....	2-37
Bipolar Transistor Instance, Philips MODELLA Model (Level 10) .....	2-43
Level 10 Philips MODELLA BJT Model .....	2-43
Bipolar Transistor Instance, UCSD HBT Model (Level 11) .....	2-47
Level 11 UCSD HBT Model .....	2-48
Bipolar Transistor Instance, HiCUM L0 Model (Level 13) .....	2-52
Level 13 HiCUM L0 BJT Model .....	2-53
<b>3 - Capacitors</b> .....	<b>3-1</b>
Capacitor .....	3-1
Capacitor Device .....	3-2
Capacitor Device Model .....	3-4

Capacitor, Polynomial .....	3-5
Polynomial Capacitor Model .....	3-5
Capacitor with Q Factor .....	3-6
Chip Capacitor, Dissipation Factor .....	3-7
Chip Capacitor, Q Factor .....	3-8
Chip Capacitor, ESR .....	3-9
Capacitor, Expression-Based (Netlist Only) .....	3-10
Expression-Based Capacitor Model (Netlist Only) .....	3-12
Capacitor, Frequency-Dependent (Netlist Only) .....	3-12
Capacitor Model, Frequency-Dependent (Netlist Only) .....	3-14
<b>4 - Coaxial Cables .....</b>	<b>4-1</b>
Coaxial Cable, Physical Model .....	4-1
Coaxial Cable, Physical Model with Reference .....	4-2
Coaxial Cable, Dielectric Constant .....	4-3
Coaxial Cable, Dielectric Constant with Reference .....	4-4
Coaxial Cable, Phase Velocity .....	4-5
Coaxial Cable, Phase Velocity with Reference .....	4-7
Coaxial Cable, Open .....	4-8
Coaxial Cable, Open with Reference .....	4-9
Coaxial Cable, Step .....	4-10
Coaxial Cable, Partially Filled .....	4-11
Coaxial Cable, Partially Filled with Reference .....	4-13
Coaxial Cable, Three Layers .....	4-14
Coaxial Cable, Three Layers with Reference .....	4-15
Twinaxial Cable .....	4-16
Twinaxial Cable with Reference Nodes .....	4-18
<b>5 - Controlled Sources .....</b>	<b>5-1</b>
Current-Controlled Current Source, Delay .....	5-2

---

Current-Controlled Current Source, Multi-Input Gate .....	5-3
Notes on minval, maxval, outval parameters .....	5-6
Current-Controlled Current Source, Linear .....	5-7
Current-Controlled Current Source, Polynomial .....	5-8
Current-Controlled Current Source, Piecewise Linear .....	5-12
Current-Controlled Voltage Source, Delay .....	5-13
Current-Controlled Voltage Source, Multi-Input Gate .....	5-15
Notes on minval, maxval, outval parameters .....	5-17
Current-Controlled Voltage Source, Linear .....	5-18
Current-Controlled Voltage Source, Polynomial .....	5-20
Current-Controlled Voltage Source, Piecewise Linear .....	5-23
Voltage-Controlled Current Source, Delay .....	5-25
Voltage-Controlled Current Source, Foster (Netlist Only) .....	5-26
Voltage-Controlled Current Source, Multi-Input Gate .....	5-27
Notes on minval, maxval, outval parameters .....	5-29
Voltage-Controlled Current Source, Laplace .....	5-31
Coefficient Format .....	5-31
Pole Zero Format .....	5-32
Voltage-Controlled Current Source, Linear .....	5-33
Voltage-Controlled Current Source, Polynomial .....	5-35
Voltage-Controlled Current Source, Piecewise Linear .....	5-39
Voltage-Controlled Current Source, Behavioral (Netlist Only) .....	5-41
Voltage-Controlled Voltage Source, Behavioral Delay (Netlist Only) .....	5-42
Voltage-Controlled Resistor, Multi-Input Gate .....	5-43
Notes on minval, maxval, outval parameters .....	5-46
Voltage-Controlled Resistor, Linear .....	5-47
Voltage-Controlled Resistor, Polynomial .....	5-48
Voltage-Controlled Resistor, Piecewise Linear .....	5-53

---

Voltage-Controlled Voltage Source, Delay .....	5-54
Voltage-Controlled Voltage Source, Foster (Netlist Only) .....	5-56
Voltage-Controlled Voltage Source, Multi-Input Gate .....	5-57
Notes on minval, maxval, outval parameters .....	5-62
Voltage-Controlled Voltage Source, Laplace .....	5-63
Voltage-Controlled Voltage Source, Linear .....	5-65
Voltage-Controlled Voltage Source, Multiplier .....	5-66
Voltage-Controlled Voltage Source, Op Amp .....	5-67
Voltage-Controlled Voltage Source, Polynomial .....	5-69
Voltage-Controlled Voltage Source, Piecewise Linear .....	5-73
Voltage-Controlled Voltage Source, S-Domain .....	5-74
Voltage-Controlled Voltage Source, Transformer .....	5-76
Voltage-Controlled Voltage Source, Behavioral (Netlist Only) .....	5-77
<b>6 - Coplanar Waveguide Elements .....</b>	<b>6-1</b>
Air Bridge, Rectangular Cross Section .....	6-2
Air Bridge, Cross Over .....	6-4
Cross .....	6-5
Step .....	6-7
Tee .....	6-8
Unmitered Bend, Distance Between Ground Planes .....	6-10
Unmitered Bend, Gap Width .....	6-11
Mitered Bend .....	6-13
Coupled Lines, Broadside, Physical Length, Field Solver .....	6-14
Coupled Lines, Broadside, Electrical Length, Field Solver .....	6-17
Coupled Lines, Asymmetric, Physical Length, Field Solver .....	6-21
Coupled Lines, Asymmetric, Electrical Length, Field Solver .....	6-23
Lange Coupler, Physical Length .....	6-26
Lange Coupler, Electrical Length .....	6-28

Rectangular Inductor .....	6-30
Thin Film Resistor .....	6-31
Open Stub, Physical Length .....	6-33
Open Stub, Physical Length with Reference .....	6-34
Open Stub, Electrical Length .....	6-35
Open Stub, Electrical Length with Reference .....	6-36
Shorted Stub, Physical Length .....	6-38
Shorted Stub, Physical Length with Reference .....	6-39
Shorted Stub, Electrical Length .....	6-40
Shorted Stub, Electrical Length with Reference .....	6-42
Tapered Line .....	6-43
Transmission Line, Physical Length .....	6-44
Transmission Line, Physical Length with Reference .....	6-46
Transmission Line, Electrical Length .....	6-47
Transmission Line, Electrical Length with Reference .....	6-48
Gap .....	6-49
Slot Gap .....	6-51
Selecting None for the Initial Substrate .....	6-53
Creating a Custom Coplanar Waveguide Substrate .....	6-54
Selecting a Coplanar Waveguide Substrate at the Component Level .....	6-55
Coplanar Waveguide Substrate Model .....	6-55
Defining a Coplanar Waveguide Substrate .....	6-56
<b>7 - Diodes .....</b>	<b>7-1</b>
Diode Instance, Non-Geometric (Level 1) .....	7-1
Non-Geometric Diode Model, Level 1 .....	7-2
Diode Instance, Fowler-Nordheim (Level 2) .....	7-5
Fowler-Nordheim Diode Model, Level 2 .....	7-6
Diode Instance, Geometric (Level 3) .....	7-7

Geometric Diode Model, Level 3 .....	7-9
Diode Instance, Junction Capacitance (Level 4) .....	7-12
Junction Capacitance Diode Model, LEVEL=4 .....	7-13
Diode Instance, PIN Model, Level = 5 .....	7-15
PIN Diode Model, Level = 5 .....	7-16
Diode Instance, Nonlinear Microwave Model, Level = 6 .....	7-21
Nonlinear Microwave Diode Model, Level = 6 .....	7-21
Diode Instance, Enhanced SPICE Model, Level = 7 .....	7-26
Enhanced SPICE Diode Model, Level = 7 .....	7-27
Diode Instance, Step Recovery (Level 9) .....	7-33
Step Recovery Diode Model, Level 9 .....	7-33
Device Equations .....	7-34
<b>8 - EMC Tools .....</b>	<b>8-1</b>
Electrical Fast Transient (EFT) Source .....	8-1
References .....	8-4
Electrical Fast Transient (EFT) ISO 7637 Source .....	8-5
Electrostatic Discharge (ESD) Source .....	8-17
Electrostatic Discharge (ESD) Human-Metal Model (HMM) Source with Delay .....	8-21
Electrostatic Discharge (ESD) ISO 10605 Source for Automotive Electronic Modules and Vehicles .....	8-25
As Shown in Electronics Desktop .....	8-26
From ISO 10605 International Standard .....	8-28
Simulated Results in Electronics Desktop .....	8-29
Electrostatic Discharge (ESD) Human-Body Model (HBM) Source with Delay .....	8-32
From AEC Q101-001 Human Body Model Standard .....	8-33
Simulated Results in Electronics Desktop .....	8-36
ESD Diode: Snapback Diode Model .....	8-37
Line Impedance Stabilization Networks (LISNs) .....	8-39



Voltage Regulator Module (VRM) Source with Remote Sense Line .....	8-44
Voltage Regulator Module (VRM) Source with Hard Current Limit .....	8-46
Lightning and Surge Sources .....	8-48
MIL-STD-464C .....	8-49
IEC 62305-1 .....	8-52
IEEE C62.41 .....	8-54
<b>9 - Equalizers .....</b>	<b>9-1</b>
CTLE Visualization .....	9-1
<b>10 - FETs (JFETs and MESFETs) .....</b>	<b>10-1</b>
JFET Instance, SPICE Model (Level 1) .....	10-2
JFET Model (Level 1) .....	10-3
JFET Instance, Modified SPICE Model (Level 2) .....	10-6
Modified SPICE JFET Model (Level 2) .....	10-7
MESFET Instance, Curtice Model (Level 3, SAT 0) .....	10-8
MESFET, Curtice Model .....	10-9
MESFET Instance, Modified Curtice Model (Level 3, SAT 1) .....	10-13
MESFET, Modified Curtice Model .....	10-14
MESFET Instance, Statz Model (Level 3, SAT 2) .....	10-14
Statz MESFET Model .....	10-15
MESFET Instance, Triquint Extended (TOM1) Model (Level 3, SAT 3) .....	10-15
Level 3 Triquint Extended MESFET (TOM) Model .....	10-16
MESFET Instance, Triquint TOM3 Model (Level 7) .....	10-18
TOM3 MESFET Model (Level 7) .....	10-19
MESFET Instance, Materka Model (Level 8) .....	10-22
MESFET Materka Model (Level 8) .....	10-23
GaAsFET Instance, Curtice3 Model (Level 9) .....	10-26
GaAsFET Curtice3 Model (Level 9) .....	10-27
MESFET Instance, EEHEMT Model (Level 15) .....	10-29

EEHEMT Model (Level 15) .....	10-31
PSFET Instance, Parker-Skellern Model (Level 18) .....	10-34
Parker-Skellern PSFET Model (Level 18) .....	10-34
GaAsFET Instance, Angelov-Chalmers Model (Level 19) .....	10-36
GaAsFET Model, Angelov-Chalmers (Level 19) .....	10-37
GaAsFET Instance, Curtice2 Model (Level 21) .....	10-39
GaAsFET Model, Curtice2 (Level 21) .....	10-40
GaAsFET Instance, Curtice2 Advanced Model (Level 22) .....	10-42
GaAsFET Model, Curtice2 Advanced (Level 22) .....	10-43
GaAsFET Instance, Angelov-Chalmers Model (Level 23) .....	10-46
GaAsFET Model, Angelov-Chalmers (Level 23) .....	10-47
MESFET Instance, Materka Model (Level 24) .....	10-50
MESFET, Materka Model (Level 24) .....	10-51
Device Equations .....	10-55
Channel Current .....	10-55
Diodes .....	10-55
Channel Resistance .....	10-56
Materka Capacitance Model (CLVL=MAT) .....	10-56
Raytheon Capacitance Model (CLVL=2) .....	10-57
Gate Charge .....	10-57
Temperature Effects .....	10-58
MESFET Instance, Statz Model (Level 25) .....	10-63
Statz MESFET Model .....	10-64
<b>11 - Grounded Coplanar Waveguide Elements .....</b>	<b>11-1</b>
Air Bridge, Rectangular Cross Section .....	11-2
Air Bridge, Cross Over .....	11-4
Cross .....	11-5
Step .....	11-7

---

Tee .....	11-8
Via Hole .....	11-10
Unmitered Bend, Distance Between Ground Planes .....	11-11
Unmitered Bend, Gap Width .....	11-13
Mitered Bend .....	11-14
Coupled Lines, Asymmetric, Physical Length, Field Solver .....	11-16
Coupled Lines, Asymmetric, Electrical Length, Field Solver .....	11-19
Lange Coupler, Physical Length .....	11-22
Lange Coupler, Electrical Length .....	11-24
Rectangular Inductor .....	11-26
Thin Film Resistor .....	11-28
Open Stub, Physical Length .....	11-29
Open Stub, Physical Length with Reference .....	11-30
Open Stub, Electrical Length .....	11-32
Open Stub, Electrical Length with Reference .....	11-33
Shorted Stub, Physical Length .....	11-35
Shorted Stub, Physical Length with Reference .....	11-36
Shorted Stub, Electrical Length .....	11-38
Shorted Stub, Electrical Length with Reference .....	11-39
Tapered Line .....	11-41
Transmission Line, Physical Length .....	11-42
Transmission Line, Physical Length with Reference .....	11-44
Transmission Line, Electrical Length .....	11-45
Transmission Line, Electrical Length with Reference .....	11-47
Selecting None for the Initial Substrate .....	11-48
Creating a Custom Grounded Coplanar Waveguide Substrate .....	11-49
Selecting a Grounded Coplanar Waveguide Substrate at the Component Level .....	11-50
Grounded Coplanar Waveguide Substrate Model .....	11-51

---

Defining a Grounded Coplanar Waveguide Model .....	11-51
<b>12 - Lumped Elements General .....</b>	<b>12-1</b>
Admittance Inverter .....	12-1
Air Bridge, Rectangular Cross Section .....	12-2
Ideal Choke .....	12-3
Crystal, Q, Parallel Resonance .....	12-4
Crystal, Q, Series Resonance (CRYQS) .....	12-6
DC Block for Bias .....	12-7
Negative Impedance Converter .....	12-8
Terminal to Differential or Common Mode Converter .....	12-9
Selecting Differential or Common Mode Conversion .....	12-9
Terminal to Differential and Common Mode Converter .....	12-12
Integrator .....	12-13
Ideal Impedance .....	12-14
Impedance Inverter .....	12-14
Complex Conjugate Pole Pair .....	12-15
Complex Conjugate Zero Pair .....	12-16
Real Pole .....	12-16
Real Zero .....	12-17
Phase Shifter .....	12-18
Transformer, 1 x 1 coils .....	12-18
Transformer, 1 x 2 coils .....	12-19
Transformer, M x N coils .....	12-20
Transformer, Impedance Model .....	12-22
<b>13 - Nexxim Filters .....</b>	<b>13-1</b>
Bessel-Thompson Band Pass Filter .....	13-2
Bessel-Thompson Band Reject Filter .....	13-4
Bessel-Thompson High Pass Filter .....	13-5

---

Bessel-Thompson Low Pass Filter .....	13-7
Butterworth Band Pass Filter .....	13-9
Butterworth Band Reject Filter .....	13-9
Butterworth High Pass Filter .....	13-10
Butterworth Low Pass Filter .....	13-11
Chebyshev Band Pass Filter .....	13-12
Chebyshev Band Reject Filter .....	13-13
Chebyshev High Pass Filter .....	13-14
Chebyshev Low Pass Filter .....	13-15
Elliptic Band Pass Filter .....	13-15
Elliptic Band Reject Filter .....	13-19
Elliptic High Pass Filter .....	13-22
Elliptic Low Pass Filter .....	13-25
Feed-Forward Equalizer (FFE) .....	13-27
Polynomial Band Pass Filter .....	13-29
Polynomial Band Reject Filter .....	13-31
Polynomial High Pass Filter .....	13-34
Polynomial Low Pass Filter .....	13-36
Polynomial Filter, Causal .....	13-37
Pole Zero Band Pass Filter .....	13-40
Pole Zero Band Reject Filter .....	13-42
Pole Zero High Pass Filter .....	13-44
Pole Zero Low Pass Filter .....	13-46
Pole Zero Filter, Causal .....	13-47
Raised Cosine Band Pass Filter .....	13-49
Raised Cosine Low Pass Filter .....	13-51
Root Raised Cosine Band Pass Filter .....	13-53
Root Raised Cosine Low Pass Filter .....	13-54

---

Transfer Function, S-Domain, Polynomial .....	13-55
Transfer Function, S-Domain, Pole Zero .....	13-57
<b>14 - Nexxim Ideal Distributed .....</b>	<b>14-1</b>
Coupled Lines, Physical Length .....	14-1
Coupled Lines, Electrical Length .....	14-3
Open Stub, Physical Length .....	14-4
Open Stub, Physical Length with Reference .....	14-5
Open Stub, Electrical Length .....	14-6
Open Stub, Electrical Length with Reference .....	14-7
Shorted Stub, Physical Length .....	14-8
Shorted Stub, Physical Length with Reference .....	14-9
Shorted Stub, Electrical Length .....	14-10
Shorted Stub, Electrical Length with Reference .....	14-11
Thin-Film Resistor, Bulk Resistivity .....	14-12
Thin-Film Resistor, Surface Resistivity .....	14-13
Transmission Line, Electrical Length .....	14-14
Transmission Line, Electrical Length with Reference .....	14-14
Transmission Line, Physical Length .....	14-15
Transmission Line, Physical Length with Reference .....	14-17
Transmission Line with Delay .....	14-18
Transmission Line, Delay with Reference .....	14-19
<b>15 - Nexxim Ideal Microwave .....</b>	<b>15-1</b>
Antenna, Dipole .....	15-1
Antenna, Monopole .....	15-3
Antenna, Parabolic .....	15-4
Attenuator .....	15-5
Circulator .....	15-6
Directional Coupler, 3-Port .....	15-7

---

Directional Coupler, 4-Port .....	15-8
Free Space Path Loss .....	15-9
Ideal Gain/Loss Model .....	15-9
Hybrid Coupler, 90-Degree, Causal Model .....	15-11
Hybrid Coupler, 90-Degree, Ideal .....	15-12
Hybrid Coupler, 180-Degree, Causal Model .....	15-14
Isolator .....	15-16
Isolator, Physical Model .....	15-17
Power Combiner/Divider, 2-Way .....	15-18
Power Combiner/Divider, 3-Way .....	15-19
Power Combiner/Divider, 4-Way .....	15-20
Power Combiner/Divider, 5-Way .....	15-21
Power Combiner/Divider, 6-Way .....	15-22
Power Combiner/Divider, 7-Way .....	15-23
Power Combiner/Divider, 8-Way .....	15-24
Power Combiner/Divider, 9-Way .....	15-25
Power Combiner/Divider, 10-Way .....	15-26
<b>16 - IBIS Buffer Elements .....</b>	<b>16-1</b>
Series Buffer .....	16-1
Series Switch Buffer .....	16-2
TYP Parameter Values for All IBIS Buffers .....	16-4
IBIS Buffer Conventions .....	16-5
Power Parameter .....	16-5
Digital Nodes .....	16-5
Input Nodes .....	16-5
Output Nodes .....	16-6
Enable Nodes .....	16-7
Avoid Overclocking Drivers .....	16-7

---

Buffer Import vs. Pin Import (pkg_selector) .....	16-8
<b>17 - Independent Sources .....</b>	<b>17-1</b>
AMI Source (Transmitter) .....	17-3
Current Source, DC .....	17-8
Current Source, Pulsed .....	17-9
Current Source, Piecewise Linear .....	17-11
Current Source, Sinusoidal .....	17-16
Current Source, AM (Netlist Only) .....	17-19
Current Source, Exponential (Netlist Only) .....	17-20
Current Source, Piecewise Linear, MSINC and ASPEC Compatible (Netlist Only) .....	17-23
Current Source, Single-Frequency FM (Netlist Only) .....	17-25
SFFM Current Source Equation .....	17-27
Frequency Dependent Current Source .....	17-27
Eye Source .....	17-33
Eye External Step Response (ESR) Source .....	17-42
MIPI-CPHY Transmitter .....	17-43
Noise Source, Current, 2-Branch .....	17-48
Noise Source, Current, N-Branch (Netlist Only) .....	17-49
Shot Noise Source, Current .....	17-52
Shot Noise Source, Voltage .....	17-53
White Noise Source, Current .....	17-54
White Noise Source, Voltage .....	17-55
Voltage Source, Clock with Jitter .....	17-56
Voltage Clock Source with Jitter Example .....	17-58
Voltage Source, Spread Spectrum Clock .....	17-62
Voltage Source, CPM Modulated .....	17-71
Voltage Source, DC .....	17-74
Voltage Source, IQ Modulated .....	17-75



Voltage Source, Linear Feedback Shift Register .....	17-80
Voltage Source, PSK Modulated .....	17-82
Voltage Source, Pulsed .....	17-85
Voltage Source, Piecewise Linear .....	17-87
Voltage Source, QAM Modulated .....	17-91
Voltage Source, Random Bit Generator .....	17-94
Voltage Source, Digital Random Bit Generator .....	17-98
Voltage Source, Digital Random Bit Generator with Jitter .....	17-101
Voltage Source, Gaussian Pulse TDR .....	17-106
Voltage Source, Gaussian Random Bit Generator with Jitter .....	17-107
Voltage Source, Sinusoidal .....	17-112
Voltage Source, AM (Netlist Only) .....	17-115
Voltage Source, Exponential (Netlist Only) .....	17-116
Voltage Source, Piecewise Linear, MSINC and ASPEC Compatible (Netlist Only) ...	17-119
Voltage Source, Single-Frequency FM (Netlist Only) .....	17-121
Frequency Dependent Voltage Source .....	17-123
Power Source, Sinusoidal .....	17-129
<b>18 - Inductors .....</b>	<b>18-1</b>
Inductor .....	18-1
Inductor Device .....	18-2
Inductor, Polynomial .....	18-3
Inductor with Q Factor .....	18-4
Inductors, Coupled (K) .....	18-5
Chip Inductor with Dissipation Factor .....	18-7
Chip Inductor with Q Factor .....	18-8
Chip Inductor with ESR Factor .....	18-9
Inductor, Solenoidal .....	18-10
Inductor, Solenoidal, N Taps .....	18-11

Ideal Inductor, Toroidal .....	18-12
Ideal Inductor, Toroidal, N Taps .....	18-13
Inductor, Toroidal, Physical Model .....	18-14
Inductor, Toroidal, Physical Model N Taps .....	18-15
Inductor, Frequency-Dependent (Netlist Only) .....	18-16
<b>19 - LoadPull Behavioral Elements .....</b>	<b>19-1</b>
Nonlinear LoadPull Amplifier .....	19-1
LPD and LPC File Formats .....	19-2
<b>20 - Maxwell Spice Legacy Elements .....</b>	<b>20-1</b>
Voltage-Controlled Voltage Source, Nonlinear Dependent .....	20-1
N-Element, Frequency-Dependent S-Parameters .....	20-2
Voltage-Controlled Current Source, Piecewise Linear .....	20-3
Piecewise Linear VCCS Netlist Example .....	20-4
S-Element Voltage-Controlled Switch .....	20-8
SW Switch Model .....	20-9
SW Switch Model Notes .....	20-9
<b>21 - Microstrip Elements .....</b>	<b>21-1</b>
Air Bridge, Rectangular Cross Section .....	21-4
Bond Pad .....	21-5
Dielectric Resonator, Band Pass .....	21-7
Dielectric Resonator, Band Stop .....	21-9
Step .....	21-10
Tee, Reference Planes at Center .....	21-12
Tee, Reference Planes at Edge .....	21-13
Compensated TEE .....	21-15
Via Through Hole .....	21-15
Via Through Hole with Reference .....	21-17
Via Pad .....	21-18

---

Via Pad with Reference .....	21-20
Bend, Arbitrary Angle .....	21-21
Bend, Unmitered .....	21-24
Bend, Mitered .....	21-25
Bend, Optimally Mitered .....	21-27
Bend, Radial .....	21-28
Interdigital Capacitor, Series .....	21-30
Interdigital Capacitor, Parallel .....	21-32
Thin Film Capacitor, Physical, T/Q .....	21-35
MIM Rectangular Capacitor, Loss Specified .....	21-37
MIM Rectangular Capacitor, Q Specified .....	21-38
MIM Rectangular Capacitor, C and Loss Specified .....	21-39
MIM Rectangular Capacitor, C and Q Specified .....	21-41
MIM Circular Capacitor, Loss Specified .....	21-43
MIM Circular Capacitor, Q Specified .....	21-44
Coupled Bend .....	21-46
Coupled Lines, Open Ends Opposite Side, Symmetric .....	21-47
Multi-Coupled Lines, Symmetric, Physical Length .....	21-48
Multi-Coupled Lines, Differential Pairs, Field Solver .....	21-50
Multi-Coupled Lines, Asymmetric .....	21-53
Branch Line Coupler .....	21-55
Layout Example .....	21-57
Ring Coupler .....	21-57
Lange Coupler, Physical Length .....	21-59
Lange Coupler, Electrical Length .....	21-61
Cross Junction .....	21-63
Gap, Symmetric .....	21-64
Gap, Asymmetric .....	21-65

---

Rectangular Inductor .....	21-66
Spiral Inductor .....	21-68
Open End Effect .....	21-70
Open Stub, Physical Length .....	21-72
Open Stub, Physical Length with Reference .....	21-73
Open Stub, Electrical Length .....	21-75
Open Stub, Electrical Length with Reference .....	21-76
Radial Stub, Butterfly, Aperture Width Specified .....	21-77
Radial Stub, Butterfly, Inner Radius Specified .....	21-79
Radial Stub, Butterfly, Stub Edge Specified .....	21-81
Radial Stub, Series, Aperture Width Specified .....	21-83
Radial Stub, Series, Inner Radius Specified .....	21-86
Radial Stub, Series, Stub Edge Specified .....	21-88
Radial Stub, Shunt, Aperture Width Specified .....	21-90
Radial Stub, Shunt, Inner Radius Specified .....	21-92
Radial Stub, Shunt, Stub Edge Specified .....	21-94
Shorted Stub, Physical Length .....	21-95
Shorted Stub, Physical Length with Reference .....	21-96
Shorted Stub, Electrical Length .....	21-98
Shorted Stub, Electrical Length with Reference .....	21-99
Tapered Line, W Specified, with Reference .....	21-100
Tapered Line, W Specified, Impedance Taper .....	21-102
Tapered Line, W Specified, Exponential Width Taper .....	21-103
Tapered Line, W Specified, Linear Width Taper .....	21-105
Thin-Film Resistor, Bulk Resistivity .....	21-106
Thin-Film Resistor, Surface Resistivity .....	21-107
Transmission Line, Field Solver .....	21-109
Transmission Line, Physical Length .....	21-111

Transmission Line, Physical Length with Reference .....	21-112
Transmission Line, Electrical Length .....	21-113
Transmission Line, Electrical Length with Reference .....	21-114
Y Junction .....	21-116
Selecting a Microstrip Substrate .....	21-119
Creating a Custom Microstrip Substrate .....	21-120
Selecting a Substrate at the Component Level .....	21-121
Microstrip Substrate Model .....	21-122
Defining a Microstrip Model .....	21-123
<b>22 - MOSFET Levels 1 through 27 .....</b>	<b>22-1</b>
MOSFET Instance, Schichman-Hodges Model (Level 1) .....	22-1
Schichman-Hodges MOSFET Model, Level 1 .....	22-3
MOSFET Instance, SPICE 2G Grove-Frohman Model (Level 2) .....	22-10
IDS Grove-Frohman MOSFET Model, Level 2 .....	22-12
MOSFET Instance, SPICE 2G Empirical Model (Level 3) .....	22-18
SPICE 2G Empirical MOSFET Model, Level 3 .....	22-20
MOSFET Instance, Advanced SPICE Level 2 Model (Level 8) .....	22-27
Advanced IDS MOSFET Model, Level 8 .....	22-28
<b>23 - MOSFET Levels 49 through 54 .....</b>	<b>23-1</b>
MOSFET Instance, BSIM3v3 Models (Level 49 or 53) .....	23-1
BSIM3v3 Output Quantities .....	23-3
BSIM3v3 MOSFET Model, LEVEL=49 and 53 .....	23-6
Notes on BSIM3v3 Binning Adjustment .....	23-14
BSIM3v3 MOSFET Model Netlist Examples .....	23-27
BSIM3v3.3 Model Equations .....	23-29
1. I-V Model Equations .....	23-29
2. Capacitance Model Equations .....	23-37
MOSFET Instance, Philips MOS903 Geometrical Model (Level 50) .....	23-53

Philips MOS9 Geometrical MOSFET Model (Level 50) .....	23-54
MOSFET Instance, BSIM4 Model (Level 54) .....	23-62
BSIM4 MOSFET Model, Level 54 .....	23-66
Notes on BSIM4 Binning Adjustment .....	23-84
<b>24 - MOSFET Levels 55 through 66 .....</b>	<b>24-1</b>
MOSFET Instance, EPFL-EKV Model (Level 55) .....	24-1
EPFL-EKV MOSFET Model, Level 55 .....	24-3
MOSFET Instance, BSIM3-SOI Model (Level 57) .....	24-7
BSIM3-SOI MOSFET Model, Level 57 .....	24-10
Notes on BSIM3SOI Binning Adjustment .....	24-21
MOSFET Instance, RPI Poly-Si TFT Model (Level 62) .....	24-36
RPI Poly-Si TFT MOSFET Model, LEVEL=62 .....	24-37
MOSFET Instance, Philips MOS11 Version 1100 Model (Level 63) .....	24-40
Philips MOS1100 MOSFET Model, Level 63, Version 1100 .....	24-41
MOSFET Instance, Philips MOS1101 Version 11010 Physical Model (Level 63) .....	24-48
Philips MOS1101 Version 11010 Physical MOSFET Model, (Level 63) .....	24-49
MOSFET Instance, Philips MOS1101 Version 11011 Binned Model (Level 63) .....	24-55
Philips MOS1101 Binned MOSFET Model, Level 63, Version 11011 .....	24-56
Notes on MOS 11011 Binning Geometry Scaling .....	24-68
MOSFET Instance, HiSIM1.0 Model (Level 64) .....	24-70
HiSIM1.0 MOSFET Model, Level 64 .....	24-71
MOSFET Instance, HiSIM2.0 Model (Level 66) .....	24-77
HiSIM2.0 MOSFET Model, Level 66 .....	24-80
MOSFET Instance, HiSIM2.40 LDMOS (Level 66, COLDMOS=1) .....	24-99
HiSIM2.0 MOSFET Model, Level 66 (COLDMOS=1) .....	24-102
<b>25 - MOSFET Levels 69 through 99 .....</b>	<b>25-1</b>
MOSFET Instance, PSP 103.1 Local Model (Level 69) .....	25-1
PSP 103.1 MOSFET Local Model (Level 69, SWGEO=0) .....	25-3

MOSFET Instance, PSP 103.1 Geometric Model (Level 69) .....	25-16
PSP 103.1 MOSFET Geometric Model (Level 69, SWGEO=1) .....	25-18
MOSFET Instance, PSP 103.1 Binning Model (Level 69) .....	25-38
PSP 103.1 MOSFET Binning Model (Level 69, SWGEO=2) .....	25-40
PSP 103.1 MOSFET Binning Model Equations .....	25-63
MOSFET Instance, BSIM-CMG Model (Level 72) .....	25-64
BSIM-CMG MOSFET Model, Level 72 .....	25-66
Notes on BSIM-CMG Binning Adjustment .....	25-86
MOSFET Instance, HiSIM HV (Level 73) .....	25-89
HiSIM HV IGFET Model, Level 73 .....	25-91
MOSFET Instance, UTSOI Local Model (Level 76) .....	25-118
UTSOI MOSFET Local Model (Level 76, SWSCALE=0) .....	25-119
MOSFET Instance, UTSOI Global Model (Level 76) .....	25-126
UTSOI MOSFET Global Model (Level 76, SWSCALE=1) .....	25-127
MOSFET Instance, Motorola MET LDMOS Model (Level 99) .....	25-137
Motorola MET LDMOS MOSFET Model, Level 99 .....	25-138
<b>26 - Nonlinear RF Elements .....</b>	<b>26-1</b>
Nonlinear Amplifier .....	26-1
Nonlinear Mixer .....	26-2
<b>27 - Offset Stripline Elements .....</b>	<b>27-1</b>
Multi-Coupled Lines, Asymmetric .....	27-1
Multi-Coupled Lines, Differential Pairs, Field Solver .....	27-3
Transmission Line, Physical Length .....	27-5
Transmission Line, Physical Length with Reference .....	27-6
Transmission Line, Field Solver .....	27-8
Selecting None for the Initial Substrate .....	27-10
Creating a Custom Offset Stripline Substrate .....	27-10
Selecting an Offset Stripline Substrate at the Component Level .....	27-11

Offset Stripline Substrate Model .....	27-12
Defining an Offset Stripline Model .....	27-13
<b>28 - Optoelectronic Elements .....</b>	<b>28-1</b>
PIN Photodetector, Linear Model .....	28-1
<b>29 - Power Electronics Tools .....</b>	<b>29-1</b>
Controllers .....	29-1
Motors .....	29-1
Synchronous Machines .....	29-1
SYMP: Permanent Magnet Synchronous Machine .....	29-2
Input Terminals .....	29-2
Input Parameters .....	29-2
Output Terminals .....	29-2
Mathematical Description .....	29-2
Power Semiconductors .....	29-4
MOSFET .....	29-4
STMicro Electronics .....	29-4
Automotive-grade silicon carbide 1200 V, 16 mΩ typ., 125 A Power MOSFET bare die in D8 packing .....	29-6
Automotive-grade silicon carbide 750 V, 10.5 mΩ typ., 167 A Power MOSFET bare die in D8 packing .....	29-12
Automotive-grade silicon carbide Power MOSFET 650 V, 40 mΩ typ., 30 A in an H <sup>2</sup> PAK-7 package .....	29-19
Silicon carbide Power MOSFET 1200 V, 21 mΩ typ., 91 A in an HiP247 package .....	29-34
Silicon carbide Power MOSFET 1200 V, 35 mΩ typ., 60 A in an HiP247-4 package .....	29-45
Silicon carbide Power MOSFET 650 V, 116 A, 18 mΩ (typ., T <sub>J</sub> = 25 °C) in an H <sup>2</sup> PAK-7 package .....	29-58
Silicon carbide Power MOSFET 650 V, 18 mΩ typ., 119 A in an HiP247-4 package .....	29-73



Silicon carbide Power MOSFET 650 V, 55 mΩ typ., 40 A in a PowerFLAT 8x8 HV package .....	29-87
UARK .....	29-102
University of Arkansas SiC Power MOSFET .....	29-102
University of Arkansas SiC MOSFET Model .....	29-102
Pulse Width Modulation .....	29-105
Sinusoidal PWM: Sinusoidal PWM 3-phase 2-level .....	29-107
SVPWM: Space-Vector PWM 3-Phase 2-Level .....	29-108
PWL Diode: Piecewise-linear Diode Model .....	29-110
Semiconductor Characterization Process .....	29-112
Power Electronics Tools Compensators .....	29-113
Type I Compensator (Integral Controller) .....	29-114
Type II Compensator .....	29-117
Type III Compensator (PID) .....	29-122
<b>30 - Probes .....</b>	<b>30-1</b>
AMI Probe (Receiver) .....	30-1
Current Probe .....	30-2
Dynamic Current Probe .....	30-3
Dynamic Voltage Probe .....	30-3
EMI Receiver Probe .....	30-4
Eye Probe .....	30-4
Externally-Triggered Eye Probe Parameters .....	30-8
Eye Scope .....	30-8
MATLAB Probe .....	30-9
MIPI-CPHY Receiver .....	30-11
Oscillator Probe .....	30-14
Time Domain Reflectometer .....	30-16
Extracting the Equivalent Reactance from Time Domain Reflectometer .....	30-19

Waveforms .....	
Voltage Probe .....	30-26
<b>31 - Rectangular Waveguide Elements .....</b>	<b>31-1</b>
Rectangular Waveguide, TE <sub>10</sub> Mode .....	31-1
Rectangular Waveguide Termination .....	31-2
Selecting None for the Initial Substrate .....	31-4
Creating a Custom Rectangular Waveguide Substrate .....	31-4
Selecting a Rectangular Waveguide Substrate at the Component Level .....	31-6
Rectangular Waveguide Substrate Model .....	31-6
Defining a Rectangular Waveguide Model .....	31-7
<b>32 - Resistors .....</b>	<b>32-1</b>
Resistor .....	32-1
Resistor Device .....	32-2
Resistor Model .....	32-4
Chip Resistor .....	32-5
Resistor, Expression-Based (Netlist Only) .....	32-6
Expression-Based Resistor Model .....	32-8
Resistor, Frequency-Dependent (Netlist Only) .....	32-8
Frequency-Dependent Resistor Model .....	32-10
Resistor, Ideal Tuner (Netlist Only) .....	32-10
Resistor, Port Impedance (Netlist Only) .....	32-13
<b>33 - S-Parameter Elements .....</b>	<b>33-1</b>
S-Element .....	33-1
S Model or SP Model, Common Reference Node .....	33-2
S Model, Common Reference Node .....	33-4
S Model, Ground Reference .....	33-4
S Model, Multiple References .....	33-5
SP Frequency Dependent Data Model .....	33-6

Frequency Response Model .....	33-6
Data Files .....	33-10
Imported Data from Touchstone Files .....	33-11
S Frequency Dependent Data Model .....	33-13
S-Element Options Reference .....	33-18
Note on Caching Operation during State-Space Fitting .....	33-23
Notes .....	33-23
1. Port Reduction .....	33-23
2. Cache-Invalidating S-Element Options .....	33-24
Equation Based S Parameter Element .....	33-25
Chain-Based ABCD Element (Netlist Only) .....	33-26
<b>34 - Slotline Elements .....</b>	<b>34-1</b>
Open Stub, Physical Length .....	34-1
Open Stub, Electrical Length .....	34-2
Shorted Stub, Physical Length .....	34-4
Shorted Stub, Electrical Length .....	34-5
Transmission Line, Physical Length .....	34-6
Transmission Line, Electrical Length .....	34-8
Coupled Lines, Full-Wave Model .....	34-9
Selecting None for the Initial Substrate .....	34-11
Creating a Custom Slotline Substrate .....	34-11
Selecting a Slotline Substrate at the Component Level .....	34-13
Slotline Substrate Model .....	34-13
Defining a Slotline Model .....	34-14
<b>35 - Stripline Elements .....</b>	<b>35-1</b>
Step .....	35-3
Tee, Reference Planes at Center .....	35-4
Tee, Reference Planes at Edge .....	35-5

Compensated TEE .....	35-7
Via Through Hole .....	35-8
Via Through Hole with Reference .....	35-9
Via Pad .....	35-10
Via Pad with Reference .....	35-12
Bend, Unmitered .....	35-13
Bend, Mitered .....	35-15
Bend, Optimally Mitered .....	35-16
Bend, Radial .....	35-18
Coupled Bend .....	35-20
Coupled Lines, Open Ends .....	35-21
Multi-Coupled Lines, Physical Length .....	35-22
Multi-Coupled Lines, Electrical Length .....	35-24
Multi-Coupled Lines, Asymmetric .....	35-26
Multi-Coupled Lines, Differential Pairs, Field Solver .....	35-28
Branch Line Coupler .....	35-30
Ring Coupler .....	35-32
Cross Junction .....	35-34
Gap, Symmetric .....	35-35
Gap, Asymmetric .....	35-36
Open End Effect .....	35-37
Open Stub, Physical Length .....	35-39
Open Stub, Physical Length with Reference .....	35-40
Open Stub, Electrical Length .....	35-41
Open Stub, Electrical Length with Reference .....	35-43
Shorted Stub, Physical Length .....	35-44
Shorted Stub, Physical Length with Reference .....	35-45
Shorted Stub, Electrical Length .....	35-47

Shorted Stub, Electrical Length with Reference .....	35-48
Tapered Line, W Specified, with Reference .....	35-49
Tapered Line, W Specified, Impedance Taper .....	35-51
Tapered Line, W Specified, Exponential Width Taper .....	35-53
Tapered Line, W Specified, Linear Width Taper .....	35-54
Transmission Line, Field Solver .....	35-55
Transmission Line, Physical Length .....	35-57
Transmission Line, Physical Length with Reference .....	35-59
Transmission Line, Electrical Length .....	35-60
Transmission Line, Electrical Length with Reference .....	35-61
Selecting a Stripline Substrate .....	35-63
Creating a Custom Stripline Substrate .....	35-64
Selecting a Substrate at the Component Level .....	35-65
Stripline Substrate Model .....	35-66
Defining a Stripline Model .....	35-66
<b>36 - Suspended Stripline Elements .....</b>	<b>36-1</b>
Cross Junction .....	36-2
Step .....	36-3
Tee, Reference Planes at Center .....	36-4
Tee, Reference Planes at Edge .....	36-5
Bend, Unmitered .....	36-7
Bend, Mitered .....	36-8
Multi-Coupled Lines, Asymmetric .....	36-9
Lange Coupler, Physical Length .....	36-11
Lange Coupler, Electrical Length .....	36-13
Open Stub, Physical Length .....	36-15
Open Stub, Electrical Length .....	36-16
Shorted Stub, Physical Length .....	36-17

Shorted Stub, Electrical Length .....	36-19
Transmission Line, Physical Length .....	36-20
Transmission Line, Electrical Length .....	36-22
Selecting None for the Initial Substrate .....	36-23
Creating a Custom Suspended Stripline Substrate .....	36-24
Selecting a Suspended Stripline Substrate at the Component Level .....	36-25
Suspended Stripline (SS) Substrate Model .....	36-26
Defining a Suspended Stripline Model .....	36-26
<b>37 - Switches .....</b>	<b>37-1</b>
Current-Controlled Switch, ISPDT .....	37-1
ISPDT Model Equations .....	37-2
Voltage-Controlled Switch, VSPDT .....	37-3
VSPDT Model Equations .....	37-5
Voltage-Controlled Switch, VSPST .....	37-6
<b>38 - System .....</b>	<b>38-1</b>
AMI Transceivers .....	38-3
AMI Receiver (AMIRX) .....	38-4
AMI Transmitter (AMITX) .....	38-6
CDMA/IS-95 .....	38-8
IS-95 Access Channel Block Deinterleaver (ACCBD95) .....	38-9
IS-95 Access Channel Block Interleaver (ACCB195) .....	38-10
IS-95 Add 8-Bit Tail Bits for Initializing Convolutional Coder (CCTAIL95) .....	38-11
IS-95 Finite Impulse Response Filter (FIRIS95) .....	38-12
IS-95 Frame Quality Indicator (FQI95) .....	38-14
IS-95 Forward Traffic Channel Block Deinterleaver (FTCBD95) .....	38-15
IS-95 Forward Traffic Channel Block Interleaver (FTCB195) .....	38-16
IS-95 Long Code Generator (LONGCD95) .....	38-17
IS-95 Reverse Traffic Channel Block Deinterleaver (RTCBD95) .....	38-19

IS-95 Reverse Traffic Channel Block Interleaver (RTCB195)	38-20
IS-95 Synchronization Channel Block Deinterleaver (SYNCBD95)	38-21
IS-95 Synchronization Channel Block Interleaver (SYNCBI95)	38-22
Walsh Function Demodulator (WALSHDEM)	38-23
Walsh Function Generator (WALSHGEN)	38-24
Walsh Function Modulator (WALSHMOD)	38-25
Channels	38-26
Additive White Gaussian Noise, Real (AWGN)	38-27
Additive White Gaussian Noise with Average Input Power, Real (AWGNIP)	38-29
Additive White Gaussian Noise, Complex (CAWGN)	38-31
Additive White Gaussian Noise with Average Input Power, Complex (CAWGNIP)	38-33
Indoor Channel (INDOORCH)	38-35
Multipath Channel, Constant Gains and Integer Delays (MNCH)	38-36
Multipath Rayleigh Fading Channel (MRFC)	38-38
Multipath Rayleigh Fading Channel, Integer Delays (MRFCH)	38-42
Coders/Decoders	38-46
Biphase Level Coding Model (BIPHL)	38-48
Biphase Level Coding Model (BIPHM)	38-49
Biphase Space Coding Model (BIPHS)	38-50
Convolutional Coder (CCOD)	38-51
Delay Modulation (Miller Coding) Model (DLYMOD)	38-53
Depuncturer (DPUNC)	38-55
Dicode NRZ Formatting Model (DICNRZ)	38-56
Dicode RZ Formatting Model (DICRZ)	38-58
Duobinary Coding Model (DUOBIN)	38-60
Duobinary With Precode Coding Model (DUOBINP)	38-62
Gray Coder (GRAYCOD)	38-64
Gray Decoder (GRAYDEC)	38-65

Interleaving Pattern Generator (INTLVPTN) .....	38-66
NRZ Level Pulse Code Modulator (NRZL) .....	38-71
NRZ Mark Pulse Code Modulator (NRZM) .....	38-72
NRZ Space Pulse Code Modulator (NRZS) .....	38-73
Puncturer (PUNC) .....	38-74
Reed-Solomon Coder (RSCOD) .....	38-76
Reed-Solomon Decoder (RSDEC) .....	38-80
Reed-Solomon Addition (RSERRADD) .....	38-85
RZ Alternate Mark Inversion Pulse Code Modulator (RZAMI) .....	38-87
RZ Bipolar Pulse Code Modulator (RZBI) .....	38-88
RZ Unipolar Pulse Code Modulator (RZUNI) .....	38-89
Turbo Coder with PCCC (TCODPCCC) .....	38-90
Turbo Decoder with PCCC (TDECPCCC) .....	38-95
Viterbi Decoder (VDEC) .....	38-100
Viterbi Decoder with Packet Transmission (VDECPT) .....	38-103
Data Converters .....	38-106
Serial Analog to Digital Converter (ADC) .....	38-107
Binary to M-ary Coder (BMEN) .....	38-109
Binary to NRZ Converter (BTONRZ) .....	38-110
Complex to Magnitude & Phase Converter (CTOMP) .....	38-112
Complex to Real Converter (CTOR) .....	38-113
Complex to Real & Imaginary Converter (CTORI) .....	38-114
Serial Digital to Analog Converter (DAC) .....	38-115
M-ary to Binary Decoder (MBEN) .....	38-117
Magnitude & Phase to Complex Converter (MPTOC) .....	38-118
NRZ to Binary Converter (NRZTOB) .....	38-119
Parallel Analog to Digital Converter (PADC) .....	38-121
Parallel Digital to Analog Converter (PDAC) .....	38-123



---

Real & Imaginary to Complex Converter (RITOC) .....	38-125
Real Input to Complex Output (RTOC) .....	38-126
Demodulators .....	38-127
Synchronous Amplitude Demodulator (AMDEM) .....	38-128
Complex Multiplier (CMULT) .....	38-130
PI/4DQPSK Demodulator (DQPSKDEM) .....	38-132
Edge Demodulator (EDGEDEM) .....	38-134
Envelope Detector (ENVELOPE) .....	38-137
Frequency Demodulator (FMDEM) .....	38-139
I-Q Demodulator (IQDEM) .....	38-140
Logarithmic Detector (LOGDET) .....	38-142
Phase Demodulator (PMDEM) .....	38-144
Phase Shift Keying Demodulator (PSKDEM) .....	38-145
QAM Demodulator (QAMDEM) .....	38-146
Digital Filters .....	38-148
Complex Integrator (CINTG) .....	38-149
Integrator with Clock (CLKINTG) .....	38-150
Finite Impulse Response Filter (FIR) .....	38-152
Gaussian Low Pass Filter (GLPF) .....	38-154
Infinite Impulse Response Filter (IIR) .....	38-156
Integrate and Dump (INTDUMP) .....	38-158
Root Raised Cosine Filter (RRCF) .....	38-160
Sinc Filter (SINC) .....	38-162
Z-Domain Differentiator with Order M (ZDIFF) .....	38-163
Z-Domain Differentiator with Order M, K Stages (ZDIFFK) .....	38-164
Z-Domain Integrator (ZINTEG) .....	38-165
Z-Domain Integrator, K Stages (ZINTEGK) .....	38-166
Digital Logic .....	38-167

---

AND Gate (AND) .....	38-168
D Flip-Flop--Edge Triggered (DFF) .....	38-169
Divide by N Counter (DIVN) .....	38-172
Inverter (INV) .....	38-174
J-K Flip-Flop (JKFF) .....	38-175
Latch (LATCH) .....	38-178
Linear Feedback Shift Register (LFSR) .....	38-180
NAND Gate (NAND) .....	38-182
NOR Gate (NOR) .....	38-183
OR Gate (OR) .....	38-184
Two-Bit Demultiplexer (TBDMUX) .....	38-185
Two-Bit Multiplexer (TBMUX) .....	38-187
Exclusive OR Gate (XOR) .....	38-189
Equalizers .....	38-190
Least Mean Square Equalizer, Complex (CLMSE) .....	38-191
Recursive Least Square Equalizer, Complex (CRLSE) .....	38-193
Least Mean Square Equalizer (LMSE) .....	38-196
Recursive Least Square Equalizer (RLSE) .....	38-198
RLSE DFE Equalizer .....	38-200
Recursive Least Squares Algorithm .....	38-202
Schematic Configuration for Transient Analysis .....	38-203
GMSK Viterbi Equalizer (VEGMSK) .....	38-204
Fixed-Point .....	38-208
Complex to Fixed-Point Converter (CTOFXT) .....	38-209
Fixed-Point Accumulator (FXTACCUM) .....	38-211
Fixed-Point Finite Impulse Response Filter (FXTFIR) .....	38-213
Fixed-Point IIR Filter (FXTIIR) .....	38-215
Fixed-Point Real Adder (FXTRADD) .....	38-218

Fixed-Point Real Delay Element (FXTRDELAY) .....	38-220
Fixed-Point Real Multiplier (FXTRMULT) .....	38-222
Fixed-Point Real Scaler (FXTRSCALE) .....	38-224
Fixed-Point Real Subtractor (FXTRSUB) .....	38-226
Sampling Rate Decimator for Fixed-Point Real Signal (FXTSRD) .....	38-228
Sampling Rate Expander for Fixed-Point Real Signal (FXTSRE) .....	38-229
Fixed-Point to Complex Converter (FXTTOC) .....	38-230
Fixed-Point to Fixed-Point Converter (FXTTOFXT) .....	38-231
Fixed-Point to Real Converter (FXTTOR) .....	38-233
Real to Fixed-Point Converter (RTOFXT) .....	38-234
Frequency Synthesizers .....	38-236
Charge Pump (CPUMP) .....	38-237
Frequency Divider (FREQDIV) .....	38-239
Tri-State Phase Frequency Detector (PFDET) .....	38-241
Voltage Controlled Oscillator (VCO) .....	38-243
Voltage Controlled Oscillator with Frequency Divider (VCODIVBYN) .....	38-247
IEEE802dot11a .....	38-252
Baseband Transmitter (BTX11A) .....	38-253
Convolutional Encoder, 802.11a (COD11A) .....	38-257
CP Addition, 802.11a (CPADD11A) .....	38-259
CP Removal, 802.11a (CPRM11A) .....	38-261
Deinterleaver, 802.11a (DEILV11A) .....	38-263
Demodulator, 802.11a (DEMOM11A) .....	38-266
Depadder, 802.11a (DPAD11A) .....	38-268
Depuncturer, 802.11a (DPUNC11A) .....	38-270
Descrambler, 802.11a (DSCRM11A) .....	38-273
FFT, 802.11a (FFT11A) .....	38-275
IFFT, 802.11a (IFFT11A) .....	38-277

Interleaver, 802.11a (INTLV11A) .....	38-279
Modulator, 802.11a (MOD11A) .....	38-282
Padder, 802.11a (PAD11A) .....	38-286
PPDU Frame Former, 802.11a (PFORM11A) .....	38-290
Pilot Addition, 802.11a (PLTADD11A) .....	38-292
Pilot Removal, 802.11a (PLTRM11A) .....	38-295
Preamble Generator, 802.11a (PREAM11A) .....	38-296
PSDU Generator, 802.11a (PSDU11A) .....	38-299
PSDU Generator with External File, 802.11a (PSDUF11A) .....	38-301
Puncturer, 802.11a (PUNC11A) .....	38-304
Scrambler, 802.11a (SCRM11A) .....	38-307
Signal Field Bits Generator, 802.11a (SIG11A) .....	38-310
Viterbi Decoder, 802.11a (VDEC11A) .....	38-313
Math, Complex .....	38-315
Add Two Complex Signals (CADD) .....	38-316
Scale a Complex Signal (CSCALE) .....	38-317
Shift a Complex Signal (CSHIFT) .....	38-318
Subtract Two Complex Signals (CSUB) .....	38-319
Divide Two Signals (DIV) .....	38-320
Angle (FANGLE) .....	38-321
Complex Conjugate (FCONJ) .....	38-322
Complex Magnitude (FMAG) .....	38-323
Multiply Two Signals (MULT) .....	38-324
Math, Exponential .....	38-325
Exponential Base e (FEXP) .....	38-326
Square (FSQR) .....	38-327
Square Root (FSQRT) .....	38-328
Power (POW) .....	38-329

---

Power with Exponential Format (POW2) .....	38-330
Exponential Base Y (POW3) .....	38-331
Root (ROOT) .....	38-332
Math, Logarithm .....	38-333
Natural Logarithm (FLN) .....	38-334
Logarithm Base 10 (FLOG) .....	38-335
Math, Precision .....	38-336
Ceiling (CEIL) .....	38-337
Floor (FLOOR) .....	38-338
Fraction (FRACTION) .....	38-339
Round (ROUND) .....	38-340
Truncation (TRUNC) .....	38-341
Math, Real .....	38-342
Compare Two Real Input Signals (CINT) .....	38-343
Absolute Value (FABS) .....	38-344
Add Two Real Input Signals (RADD) .....	38-345
Reciprocator (RECIP) .....	38-346
Scale a Real Signal (RSCALE) .....	38-347
Shift a Real Signal (RSHIFT) .....	38-348
Sign (RSIGN) .....	38-349
Subtract Two Real Input Signals (RSUB) .....	38-350
Math, Transforms .....	38-351
Fast Fourier Transform (FFT) .....	38-352
Inverse Fast Fourier Transform (IFFT) .....	38-353
Math, Trigonometry .....	38-354
Arc Cosine (FACOS) .....	38-355
Arc Sine (FASIN) .....	38-356
Arc Tangent (FATAN) .....	38-357

---

Cosine (FCOS) .....	38-358
Hyperbolic Cosine (FCOSH) .....	38-359
Sine (FSIN) .....	38-360
Hyperbolic Sine (FSINH) .....	38-361
Tangent (FTAN) .....	38-362
Hyperbolic Tangent (FTANH) .....	38-363
Miscellaneous .....	38-364
Analysis Adaptor (AADAPTOR) .....	38-366
Delay, Complex Signal (CDELAY) .....	38-367
Demultiplexer, Complex (CDMUX) .....	38-368
Demultiplexer with Four Outputs, Complex (CDMUX4) .....	38-370
Demultiplexer with Eight Outputs, Complex (CDMUX8) .....	38-372
Multiplexer, Complex (CMUX) .....	38-375
Multiplexer with Four Inputs, Complex (CMUX4) .....	38-377
Multiplexer with Eight Inputs, Complex (CMUX8) .....	38-379
Convolution of Two Real Input Signals (CONV) .....	38-382
Real Signal Correlator (CRLTR) .....	38-384
Toggle Complex Input Signals (CTOGGLE) .....	38-386
Deinterleaver (DEILV) .....	38-387
Interleaver (INTLV) .....	38-389
Limiter (LIMITER) .....	38-391
Delay, Real Signal (RDELAY) .....	38-393
Demultiplexer, Real (RDMUX) .....	38-394
Rectifier (RECTFR) .....	38-396
Multiplexer, Real (RMUX) .....	38-397
Toggle Real Input Signals (RTOGGLE) .....	38-399
Sampler .....	38-400
Symbol Repeater (SAMPREP) .....	38-401

---

Schmitt Trigger Nonlinear (SCHMIT) .....	38-402
Signal Sink (SINK) .....	38-404
Sample and Hold (SMPLHLD) .....	38-405
Sampling Rate Downsampler for Complex Signal (SRDC) .....	38-407
Sampling Rate Downsampler for Real Signal (SRDR) .....	38-408
Sampling Rate Upsampler for Complex Signal (SREC) .....	38-409
Sampling Rate Upsampler for Real Signal (SRER) .....	38-410
Voltage Controlled Switch: Type 1 (SWITCH1) .....	38-411
Voltage Controlled Switch: Type 2 (SWITCH2) .....	38-413
Voltage Controlled Switch: Type 3 (SWITCH3) .....	38-415
Window (WINDOW) .....	38-417
Envelope Adaptor .....	38-419
Modulators .....	38-420
Amplitude Modulator (AMMOD) .....	38-421
PI/4 DQPSK Modulator (DQPSKMOD) .....	38-423
Edge Modulator (EDGEMOD) .....	38-425
Frequency Modulator (FMMOD) .....	38-427
Gaussian Minimum Shift Keying Modulator (GMSK) .....	38-429
I-Q Modulator (IQMOD) .....	38-433
Logarithmic Amplifier (LOGAMP) .....	38-435
Phase Modulator (PMMOD) .....	38-437
Phase Shift Keying Modulator (PSKMOD) .....	38-439
Quadrature Amplitude Modulator (QAMMOD) .....	38-440
Symbol Mapper (SYMMAP) .....	38-442
Nonlinear RF .....	38-443
Amplifier (AMP) .....	38-444
Mixer (MIXER) .....	38-448
Probes .....	38-453

---

Adjacent Channel Power Ratio Probe (ACPRP) .....	38-454
Average Power Probe (AVGPP) .....	38-456
Bit Error Rate Probe (BERP) .....	38-458
Bandwidth Power Probe (BP) .....	38-460
Complementary Cumulative Distribution Function Probe (CCDFP) .....	38-461
Cumulative Distribution Function Probe (CDFP) .....	38-462
Crest Factor Probe (CFP) .....	38-464
Error Vector Magnitude Probe (EVMP) .....	38-465
Frequency Trajectory Probe (FTRAJP) .....	38-468
Histogram Probe (HISTP) .....	38-469
Modulation Error Ratio Probe (MERP) .....	38-470
Peak-to-Average Power Probe (PAPP) .....	38-472
Probability Density Function Probe (PDFP) .....	38-473
Phase Noise Probe (PNP) .....	38-474
Power Spectral Density Probe (PSDP) .....	38-476
Root Mean Square Probe (RMSP) .....	38-479
Signal to Noise & Distortion Probe (SINADP) .....	38-481
Signal Probe (SP) .....	38-483
Voltage Probe (VP) .....	38-485
Sources .....	38-486
Additive White Gaussian Noise Source, Real (AWGNS) .....	38-487
Uniform Noise Source, Real (UNS) .....	38-489
Periodic Binary Bit Generator (BGEN) .....	38-491
Pseudo Random Binary Source (BSRC) .....	38-493
Additive White Gaussian Noise Source, Complex (CAWGNS) .....	38-494
Constant Source Complex (CCONST) .....	38-496
Data File Source, Complex (CFILESRC) .....	38-497
Digital Clock (DCLK) .....	38-498



Impulse Waveform Generator (IMPULSE) .....	38-499
One Port Oscillator (OSC) .....	38-500
Periodic Binary Bits Generator, Waveform Output (PBGEN) .....	38-506
Periodic Binary Bits Generator, Differential Waveform Outputs (PBGEND) .....	38-508
Pseudo Random Binary Source (PRBS) .....	38-510
Pseudo Random Binary Source:Differential Waveform Outputs (PRBSD) .....	38-512
Periodic Pulse Waveform Generator (PULSE) .....	38-514
Piecewise Linear Source (PWL) .....	38-516
QuickEye Source (QE_Source) .....	38-518
Constant Source, Real (RCONST) .....	38-520
Data File Source, Real (RFILESRC) .....	38-521
Periodic Sawtooth Waveform Generator (SAWTOOTH) .....	38-522
Sine Wave (SIN) .....	38-523
Periodic Square Waveform Generator (SQRSRC) .....	38-525
Step Waveform Generator (STEPGEN) .....	38-526
Periodic Step Waveform Generator (STEPSRC) .....	38-527
Periodic Triangle Waveform Generator (TRIANGLE) .....	38-529
WCDMA Multi-Antenna .....	38-530
Multipath Nonfading Channel for Linear Antenna Array (MNCHLAA) .....	38-531
Multipath Rayleigh Fading Channel for Linear Antenna Array (MRFCHLAA) .....	38-534
WCDMA Rake Receiver .....	38-539
Despreader (DESPREADER) .....	38-540
Channel Estimation (LICE) .....	38-542
Matched Filter (MATCHFILTER) .....	38-545
Multipath Search (MPATHSEARCH) .....	38-550
Multipath Delay Estimation (MPDE) .....	38-553
MPSK Symbol Decision (MPSKSD) .....	38-556
Rake Combiner (RAKECOMBINER) .....	38-557

Sample Selection (SAMPSELECT) .....	38-559
SIR Measurement (SIRM) .....	38-561
Transmission Power Control (TPC) .....	38-564
Channel Estimation (WMSA) .....	38-566
WCDMA Transmitter .....	38-570
Gold Sequence Generator (GOLD) .....	38-570
M-Sequence Generator (MSEQ) .....	38-573
Power Amplifier (POWAMP) .....	38-577
Random Sequence Generator (RANDSEQ) .....	38-578
Spreader (SPREADER) .....	38-579
<b>39 - Transmission Lines .....</b>	<b>39-1</b>
T-Element Lossless Transmission Line .....	39-1
U-Element Lossy Transmission Line .....	39-2
U-Model Lossy Transmission Line .....	39-3
W-Element Transmission Line .....	39-5
W-Model Transmission Line, FIELDSOLVER .....	39-7
Example FIELDSOLVER Model Statement .....	39-9
FIELDSOLVER Model Notes .....	39-9
.MATERIAL Statement .....	39-9
Example .MATERIAL Statements .....	39-10
MATERIAL Statement Notes .....	39-10
.LAYERSTACK Statement .....	39-10
Example .LAYERSTACK Statement .....	39-11
.SHAPE Statement .....	39-11
Example SHAPE Statements .....	39-12
W-Model Transmission Line, RLCG .....	39-14
W-Model Transmission Line, TABLE .....	39-17
W-Element Options .....	39-18

**40 - Varactors** ..... **40-1**

    CMC MOS Varactor Instance ..... 40-1

    CMC MOS Varactor Model ..... 40-2

**Index** ..... **Index-1**



---

# 1 - Nexxim Component Models

This topic describes all the components available with the Circuit simulator. Most of these components are available from the Components tab in the Project window when a Circuit design is active in the **Schematic Editor**. Netlist-only elements are so noted in the help topics.

## General Components

["Capacitors"](#) on page 3-1

["Coaxial Cables"](#) on page 4-1

["Controlled Sources"](#) on page 5-1

["Diodes"](#) on page 7-1

["Equalizers"](#) on page 9-1

["FETs \(JFETs and MESFETs\)"](#) on page 10-1

["Lumped Elements General"](#) on page 12-1

["Nexxim Filters "](#) on page 13-1

["IBIS Buffer Elements"](#) on page 16-1

["Nexxim Ideal Distributed"](#) on page 14-1

["Nexxim Ideal Microwave"](#) on page 15-1

["Independent Sources "](#) on page 17-1

["Inductors"](#) on page 18-1

["LoadPull Behavioral Elements "](#) on page 19-1

["Maxwell Spice Legacy Elements"](#) on page 20-1

["Optoelectronic Elements"](#) on page 28-1

## Power Electronics Tools

["Probes"](#) on page 30-1

["Resistors"](#) on page 32-1

["S-Parameter Elements"](#) on page 33-1

["Switches"](#) on page 37-1

["Transmission Lines"](#) on page 39-1

["Varactors"](#) on page 40-1

## **Distributed Elements**

["Coplanar Waveguide Elements"](#) on page 6-1

["Grounded Coplanar Waveguide Elements"](#) on page 11-1

["Microstrip Elements"](#) on page 21-1

["Offset Stripline Elements"](#) on page 27-1

["Rectangular Waveguide Elements"](#) on page 31-1

["Slotline Elements"](#) on page 34-1

["Stripline Elements"](#) on page 35-1

["Suspended Stripline Elements"](#) on page 36-1

## **Transistors**

["BJTs"](#) on page 2-1

["FETs \(JFETs and MESFETs\)"](#) on page 10-1

["MOSFET Levels 1 through 27"](#) on page 22-1

["MOSFET Levels 49 through 54"](#) on page 23-1

["MOSFET Levels 55 through 66"](#) on page 24-1

["MOSFET Levels 69 through 99"](#) on page 25-1

## 2 - BJTs

This topic describes the following bipolar junction transistors (BJTs):

["Bipolar Transistor Instance, Linear \(Level 1\)"](#) below

["Level 1 Linear BJT Model \(NPN or PNP\)"](#) on page 2-4

["Bipolar Transistor Instance, Quasi-Saturation \(Level 2\)"](#) on page 2-12

["Level 2 Quasi-Saturation BJT Model"](#) on page 2-12

["Bipolar Transistor Instance, VBIC95 \(Level 4\)"](#) on page 2-13

["Level 4 VBIC95 BJT Model"](#) on page 2-14

["Bipolar Transistor Instance, Philips MEXTRAM 503/504 \(Level 6\)"](#) on page 2-20

["Level 6 BJT Philips MEXTRAM \(503 or 504\) Model"](#) on page 2-21

["Bipolar Transistor Instance, HiCUM Model \(Level 8\)"](#) on page 2-28

["Level 8 HiCUM BJT Model"](#) on page 2-29

["Bipolar Transistor Instance, VBIC99 \(Level 9\)"](#) on page 2-36

["Level 9 VBIC99 BJT Model"](#) on page 2-37

["Bipolar Transistor Instance, Philips MODELLA Model \(Level 10\)"](#) on page 2-43

["Level 10 Philips MODELLA BJT Model"](#) on page 2-43


["Bipolar Transistor Instance, UCSD HBT Model \(Level 11\)"](#) on page 2-47

["Level 11 UCSD HBT Model"](#) on page 2-48

["Bipolar Transistor Instance, HiCUM L0 Model \(Level 13\)"](#) on page 2-52

["Level 13 HiCUM L0 BJT Model"](#) on page 2-53

### Bipolar Transistor Instance, Linear (Level 1)



The syntax for a Level 1 bipolar junction transistor (BJT) instance is:

```
Qxxxx nc nb ne [ns] modelname
[[AREA=]val] [AREAB=val] [AREAC=val]
[M=val] [DTEMP=val]
```

*nc* is the collector node, *nb* is the base node, *ne* is the emitter node, and *ns* is the substrate node of the transistor. The *modelname* is the name of a Level 1 BJT model defined in a .MODEL statement elsewhere in the netlist.

**Table 1: Level 1 BJT Instance Parameters**

Instance Parameter	Description	Unit	Default
<b>AREA</b>	Emitter area factor for currents, resistances, and capacitances	None	1.0
<b>AREAB</b>	Base area factor for currents, resistances, and capacitances. Applied to transistors with vertical geometry.	None	1.0
<b>AREAC</b>	Collector area factor for currents, resistances, and capacitances. Applied to transistors with lateral geometry.	None	1.0
<b>DTEMP</b>	Difference between capacitor and circuit temperatures	°C	0
<b>M</b>	Multiplier: simulates parallel devices	None	1.0

### Linear BJT Instance Netlist Examples

```
Q1 20 34 0 bipolar1
Qtest input vcc gnd gnd bipolar1 area=1.1
.MODEL bipolar1 NPN LEVEL=1
```



## BJT Level 1 Output Quantities

The BJT Level 1 instance can output the quantities in the following list. The output quantities are the values of model parameters and the values of variables that are calculated internally to the model.

In the **Schematic Editor**, you request Nexxim to create these outputs with the Output Quantities selection on the Solution Setup windows.

In a netlist, you request Nexxim to create these outputs with the following statement:

```
.PRINT analysis_type O(instance_name)
```

Where *analysis\_type* identifies the Nexxim analysis (TRAN, HB, etc.) and *instance\_name* identifies the device instance in the netlist, shown as Qxxxx in the netlist syntax.

**Table 2: BJT Level 1 Output Quantities**

Output Code	Parameter or Variable	Description	Unit
LV1	AREA	Area factor	Meter <sup>2</sup>
LV4	M	Multiplier for multiple parallel devices	None
LV5	FT	Unity gain bandwidth	Hertz
LV6	ISUB	Substrate current	Amp
LV7	GSUB	Substrate conductance	Mho
LV8	LOGIC	Log <sub>10</sub> (IC) [IC = collector current]	None
LV9	LOGIB	Log <sub>10</sub> (IB) [IB = base current]	None
LV10	BETA	Transistor BETA	
LV11	LOGBETA I	Log <sub>10</sub> (BETA Current)	
LV14	RB	Base resistance	Ohm
LV15	GRE	Emitter conductance	Mho
LV16	GRC	Collector conductance	Mho
LX0	VBE	Base-emitter potential	Volt
LX1	VBC	Base-collector potential	Volt
LX2	CCO	Collector current	Amp
LX3	CBO	Base current	Amp
LX4	GPI	IB/VBE for constant VBC	
LX5	GU	IB/VBC for constant VBE	

Output Code	Parameter or Variable	Description	Unit
LX6	GM	IC/VBE + IB/VBE for constant VCE	
LX7	GO	IC/VCE for constant VBE	
LX8	QBE	Base-emitter charge	Coulomb
LX9	CQBE	Base-emitter charge current	Amp
LX10	QBC	Base-collector charge	Coulomb
LX11	CQBC	Base-collector charge current	Amp
LX12	QCS	Collector-substrate charge	Coulomb
LX13	CQCS	Collector-substrate charge current	Amp
LX14	QBX	Base-internal charge	Coulomb
LX15	CQBX	Base-internal charge current	Amp
LX16	GXO	Internal conductance (1/RBeff)	Mho
LX17	CEXBC	Base-collector equivalent current	Amp
LX19	CAP_BE	CBE capacitance ( $C_{\pi}$ )	Farad
LX20	CAP_IBC	CBC internal base-collector capacitance ( $C_{\mu}$ )	Farad
LX21	CAP_SCB	CSC substrate-collector capacitance for vertical transistors  CSB substrate-base capacitance for lateral transistors	Farad
LX22	CAP_XBC	CBCX external base-collector capacitance	Farad
LX23	CMCMO	TF*IBE/VBI	
LX24	VSUB	Substrate voltage	Volt

## Level 1 Linear BJT Model (NPN or PNP)

The .MODEL statement for the Level 1 BJT specifies values for one or more model parameters.

```
.MODEL modelname NPN [LEVEL=1] [modelparameter=val] ...
```

or

```
.MODEL modelname PNP [LEVEL=1] [modelparameter=val] ...
```

**Table 3: Level 1 BJT Model DC Parameters**

<b>Model Parameter</b>	<b>Description</b>	<b>Unit</b>	<b>Default</b>
<b>LEVEL</b>	1 selects the Level 1 BJT model	None	1 (default if LEVEL parameter is omitted)
<b>BF (BFM)</b>	Ideal maximum forward Beta	None	100.0
<b>BR (BRM)</b>	Ideal maximum reverse Beta	None	1.0
<b>BULK (NSUB)</b>	Global node name/number for bulk or substrate node.	None	0
<b>DCAP</b>	Selects equations used to calculate depletion capacitance	None	2
<b>EXPLI</b>	Current explosion factor $EXPLI_{eff} = EXPLI \times AREA$	Amp	0.0
<b>IBC</b>	Reverse saturation current between base and collector. $IBCEff = IBC \times AREA \times M$	Amp	0.0
<b>IBE</b>	Reverse saturation current between base and emitter. $IBEff = IBE \times AREA \times M$	Amp	0.0
<b>IS</b>	Transport saturation current. Used to calculate DC current when IBC and IBE are not specified. $IS_{eff} = IS \times AREA \times M$	Amp	1.0e-16
<b>ISS</b>	Reverse saturation current. Vertical geometry: bulk-to collector. Lateral geometry: bulk-to substrate	Amp	0.0
<b>NF</b>	Forward current emission coefficient	None	1.0
<b>NR</b>	Reverse current emission coefficient	None	1.0
<b>NS</b>	Substrate current emission coefficient	None	1.0
<b>SUBS</b>	Selects geometry and corresponding substrate connection.  +1 = vertical geometry, substrate connected to internal collector  -1 = lateral geometry, substrate connected to internal base	None	+1 for NPN  -1 for PNP

<b>UPDATE</b>	Base charge equation selector 0 = default, 1 = alternate equation	None	0
---------------	--	------	---

**Table 4: Level 1 BJT Model Low-Current Beta Degradation Parameters**

Model Parameter	Description	Unit	Default
<b>ISC (C4, JLC)</b>	Base-collector leakage saturation current.  If $ISC > 1e-4$ : $ISCEff = ISC \times IS$  If $ISC < 1e-4$ and $SUBS = 1$ : $ISCEff = ISC \times AREAB \times M$  If $ISC < 1e-4$ and $SUBS = -1$ : $ISCEff = ISC \times AREAC \times M$	Amp	0.0
<b>ISE (C2, JLE)</b>	Base-emitter leakage saturation current.  If $ISC > 1e-4$ : $ISEff = ISE \times IS$  If $ISC < 1e-4$ : $ISEff = ISE \times AREA \times M$	Amp	0.0
<b>NC (NLC)</b>	Base-collector leakage emission coefficient	None	2.0
<b>NE (NLE)</b>	Base-emitter leakage emission coefficient	None	1.5

**Table 5: Level 1 BJT Model Base Width Parameters**

Model Parameter	Description	Unit	Default
<b>VAF (VA, VBF)</b>	Forward early voltage. Zero represents infinite voltage	Volt	0.0
<b>VAR (VB, VRB, BV)</b>	Reverse early voltage. Zero represents infinite voltage	Volt	0.0

**Table 6: Level 1 BJT Model High-Current Beta Degradation Parameters**

Model Parameter	Description	Unit	Default
<b>IKF (IK, JBF)</b>	Knee or corner for forward Beta high-current rolloff. Zero	Amp	0.0

	represents infinite current. $IKF_{eff} = IKF \times AREA \times M$		
<b>IKR (JBR)</b>	Knee or corner for reverse Beta high-current rolloff. Zero represents infinite current. $IKR_{eff} = IKR \times AREA \times M$	Amp	0.0
<b>NKF (NK)</b>	High-current Beta rolloff exponent	None	0.5

**Table 7: Level 1 BJT Model Parasitic Resistance Parameters**

Model Parameter	Description	Unit	Default
<b>IRB (IOB)</b>	Base current where base resistance falls halfway to RBM. Zero represents infinite current. $IRB_{eff} = IRB \times AREA \times M$	Amp	0.0
<b>RB</b>	Base resistance $RB_{eff} = RB / (AREA \times M)$	Ohm	0.0
<b>RBM</b>	Minimum high-current base resistance $RBM_{eff} = RBM / (AREA \times M)$	Ohm	RB
<b>RC</b>	Collector resistance $RC_{eff} = RC / (AREA \times M)$	Ohm	0.0
<b>RE</b>	Emitter resistance $RE_{eff} = RE / (AREA \times M)$	Ohm	0.0

**Table 8: Level 1 BJT Model Junction Capacitance Parameter**

Model Parameter	Description	Unit	Default
<b>CJC</b>	Base-collector zero-bias depletion capacitance. When both IBC and IBE > 0 and SUBS = +1: $CJC_{eff} = CJC \times AREAB \times M$ When both IBC and IBE > 0 and SUBS = -1: $CJC_{eff} = CJC \times AREAC \times M$	Farad	0.0
<b>CJE</b>	Base-emitter zero-bias depletion capacitance.	Farad	0.0

	$CJ_{Ceff} = CJC \times AREA \times M$		
<b>CJS (CCS, CSUB)</b>	Zero-bias collector-substrate capacitance. When both IBC and IBE > 0 and SUBS = +1:  $CJ_{Seff} = CJS \times AREAB \times M$  When both IBC and IBE > 0 and SUBS = -1:  $CJ_{Seff} = CJS \times AREAC \times M$	Farad	0.0
<b>FC</b>	Coefficient used in forward bias depletion capacitance calculation when DCAP = 1	None	0.5
<b>MJC (MC)</b>	Base-collector junction grading factor (exponent)	None	0.33
<b>MJE (ME)</b>	Base-emitter junction grading factor (exponent)	None	0.33
<b>MJS (ESUB)</b>	Substrate junction grading factor (exponent)	None	0.5
<b>VJC (PC)</b>	Built in base-collector potential	Volt	0.75
<b>VJE (PE)</b>	Built in base-emitter potential	Volt	0.75
<b>VJS (PSUB)</b>	Built in substrate junction potential	Volt	0.75
<b>XCJC (CDIS)</b>	Internal base fraction of base-collector depletion capacitance	None	1.0

**Table 9: Level 1 BJT Model Parasitic Capacitance Parameters**

Model Parameter	Description	Unit	Default
<b>CBCP</b>	External base-collector constant capacitance  $CBCP_{eff} = CBCP \times AREA \times M$	Farad	0.0
<b>CBEP</b>	External base-emitter constant capacitance  $CBEP_{eff} = CBEP \times AREA \times M$	Farad	0.0
<b>CCSP</b>	External collector-substrate constant capacitance (vertical) or base-substrate (lateral)  $CCSP_{eff} = CCSP \times AREA \times M$	Farad	0.0

**Table 10: Level 1 BJT Model Transit Time Parameters**

Model Parameter	Description	Unit	Default
<b>ITF (JTF)</b>	TF high-current parameter	Amp	0.0

	$ITFeff = ITF \times AREA \times M$		
<b>PTF</b>	Excess phase factor	Degree	0.0
<b>TF</b>	Ideal forward transit time	Second	0.0
<b>TR</b>	Ideal reverse transit time	Second	0.0
<b>VTF</b>	TF base-collector voltage dependence coefficient. Zero represents an infinite value.	Volt	0.0
<b>XTF</b>	TF bias dependence coefficient	None	0.0

**Table 11: Level 1 BJT Model Noise Parameters**

Model Parameter	Description	Unit	Default
<b>AF</b>	Flicker noise exponent	None	1.0
<b>KF</b>	Flicker noise coefficient	None	0.0

**Table 12: Level 1 BJT Model Temperature Parameters**

Model Parameter	Description	Unit	Default
<b>CTC</b>	Zero-bias base-collector capacitance temperature coefficient (TLEVC > 0).	(°C) <sup>-1</sup>	0.0
<b>CTE</b>	Zero-bias base-emitter capacitance temperature coefficient (TLEVC > 0).	(°C) <sup>-1</sup>	0.0
<b>CTS</b>	Zero-bias substrate capacitance temperature coefficient (TLEVC > 0).	(°C) <sup>-1</sup>	0.0
<b>EG</b>	PN junction energy gap	electron-Volt	TLEV = 0 or 1: 1.11 TLEV = 2: 1.16
<b>GAP1</b>	Band gap correction factor #1 (Sze alpha term)	electron-Volt/°C	7.02e-4
<b>GAP2</b>	Band gap correction factor #2 (Sze beta term)	None	1108
<b>TBF1</b>	1st-order temperature coefficient for BF	(°C) <sup>-1</sup>	0.0
<b>TBF2</b>	2nd-order temperature coefficient for BF	(°C) <sup>-2</sup>	0.0
<b>TBR1</b>	1st-order temperature coefficient for BR	(°C) <sup>-1</sup>	0.0
<b>TBR2</b>	2nd-order temperature coefficient for BR	(°C) <sup>-2</sup>	0.0

<b>TIKF1</b>	1st-order temperature coefficient for IKF	$(^{\circ}\text{C})^{-1}$	0.0
<b>TIKF2</b>	2nd-order temperature coefficient for IKF	$(^{\circ}\text{C})^{-2}$	0.0
<b>TIKR1</b>	1st-order temperature coefficient for IKR	$(^{\circ}\text{C})^{-1}$	0.0
<b>TIKR2</b>	2nd-order temperature coefficient for IKR	$(^{\circ}\text{C})^{-2}$	0.0
<b>TIRB1</b>	1st-order temperature coefficient for IRB	$(^{\circ}\text{C})^{-1}$	0.0
<b>TIRB2</b>	2nd-order temperature coefficient for IRB	$(^{\circ}\text{C})^{-2}$	0.0
<b>TIS1</b>	1st-order temperature coefficient for IS or IBE and IBC (TLEV = 3)	$(^{\circ}\text{C})^{-1}$	0.0
<b>TIS2</b>	2nd-order temperature coefficient for IS or IBE and IBC (TLEV = 3)	$(^{\circ}\text{C})^{-2}$	0.0
<b>TISC1</b>	1st-order temperature coefficient for ISC (TLEV = 3)	$(^{\circ}\text{C})^{-1}$	0.0
<b>TISC2</b>	2nd-order temperature coefficient for ISC (TLEV = 3)	$(^{\circ}\text{C})^{-2}$	0.0
<b>TISE1</b>	1st-order temperature coefficient for ISE (TLEV = 3)	$(^{\circ}\text{C})^{-1}$	0.0
<b>TISE2</b>	2nd-order temperature coefficient for ISE (TLEV = 3)	$(^{\circ}\text{C})^{-2}$	0.0
<b>TISS1</b>	1st-order temperature coefficient for ISS (TLEV = 3)	$(^{\circ}\text{C})^{-1}$	0.0
<b>TISS2</b>	2nd-order temperature coefficient for ISS (TLEV = 3)	$(^{\circ}\text{C})^{-2}$	0.0
<b>TITF1</b>	1st-order temperature coefficient for ITF	$(^{\circ}\text{C})^{-1}$	0.0
<b>TITF2</b>	2nd-order temperature coefficient for ITF	$(^{\circ}\text{C})^{-2}$	0.0
<b>TLEV</b>	Selector for temperature equations	None	0.0
<b>TLEVC</b>	Selector for temperature equations	None	0.0
<b>TMJC1</b>	1st-order temperature coefficient for MJC	$(^{\circ}\text{C})^{-1}$	0.0
<b>TMJC2</b>	2nd-order temperature coefficient for MJC	$(^{\circ}\text{C})^{-2}$	0.0
<b>TMJE1</b>	1st-order temperature coefficient for MJE	$(^{\circ}\text{C})^{-1}$	0.0
<b>TMJE2</b>	2nd-order temperature coefficient for MJE	$(^{\circ}\text{C})^{-2}$	0.0
<b>TMJS1</b>	1st-order temperature coefficient for MJS	$(^{\circ}\text{C})^{-1}$	0.0
<b>TMJS2</b>	2nd-order temperature coefficient for MJS	$(^{\circ}\text{C})^{-2}$	0.0
<b>TNC1</b>	1st-order temperature coefficient for NC	$(^{\circ}\text{C})^{-1}$	0.0
<b>TNC2</b>	2nd-order temperature coefficient for NC	$(^{\circ}\text{C})^{-2}$	0.0
<b>TNE1</b>	1st-order temperature coefficient for NE	$(^{\circ}\text{C})^{-1}$	0.0




<b>TNE2</b>	2nd-order temperature coefficient for NE	(°C) <sup>-2</sup>	0.0
<b>TNF1</b>	1st-order temperature coefficient for NF	(°C) <sup>-1</sup>	0.0
<b>TNF2</b>	2nd-order temperature coefficient for NF	(°C) <sup>-2</sup>	0.0
<b>TNOM (TREF)</b>	Circuit temperature	°C	25
<b>TNR1</b>	1st-order temperature coefficient for NR	(°C) <sup>-1</sup>	0.0
<b>TNR2</b>	2nd-order temperature coefficient for NR	(°C) <sup>-2</sup>	0.0
<b>TNS1</b>	1st-order temperature coefficient for NS	(°C) <sup>-1</sup>	0.0
<b>TNS2</b>	2nd-order temperature coefficient for NS	(°C) <sup>-2</sup>	0.0
<b>TRB1 (TRB)</b>	1st-order temperature coefficient for RB	(°C) <sup>-1</sup>	0.0
<b>TRB2</b>	2nd-order temperature coefficient for RB	(°C) <sup>-2</sup>	0.0
<b>TRC1 (TRC)</b>	1st-order temperature coefficient for RC	(°C) <sup>-1</sup>	0.0
<b>TRC2</b>	2nd-order temperature coefficient for RC	(°C) <sup>-2</sup>	0.0
<b>TRE1 (TRE)</b>	1st-order temperature coefficient for RE	(°C) <sup>-1</sup>	0.0
<b>TRE2</b>	2nd-order temperature coefficient for RE	(°C) <sup>-2</sup>	0.0
<b>TRM1</b>	1st-order temperature coefficient for RBM	(°C) <sup>-1</sup>	TRB1
<b>TRM2</b>	2nd-order temperature coefficient for RBM	(°C) <sup>-2</sup>	TRB2
<b>TTF1</b>	1st-order temperature coefficient for TF	(°C) <sup>-1</sup>	0.0
<b>TTF2</b>	2nd-order temperature coefficient for TF	(°C) <sup>-2</sup>	0.0
<b>TTR1</b>	1st-order temperature coefficient for TR	(°C) <sup>-1</sup>	0.0
<b>TTR2</b>	2nd-order temperature coefficient for TR	(°C) <sup>-2</sup>	0.0
<b>TVAF1</b>	1st-order temperature coefficient for VAF	(°C) <sup>-1</sup>	0.0
<b>TVAF2</b>	2nd-order temperature coefficient for VAF	(°C) <sup>-2</sup>	0.0
<b>TVAR1</b>	1st-order temperature coefficient for VAR	(°C) <sup>-1</sup>	0.0
<b>TVAR2</b>	2nd-order temperature coefficient for VAR	(°C) <sup>-2</sup>	0.0
<b>TVJC</b>	Temperature coefficient for VJC (TLEVC = 1 or 2)	Volt/°C	0.0
<b>TVJE</b>	Temperature coefficient for VJE (TLEVC = 1 or 2)	Volt/°C	0.0
<b>TVJS</b>	Temperature coefficient for VJS (TLEVC = 1 or 2)	Volt/°C	0.0
<b>XTB (TBT, CB, XBT)</b>	Forward and reverse Beta temperature exponent (TLEV = 0, 1, or 2)	None	0.0
<b>XTI</b>	Saturation current temperature exponent Silicon diffused junction: 3.0	None	3.0

	Schottky barrier diode: 2.0		
--	-----------------------------	--	--

### Linear BJT Model Netlist Example

```
.MODEL bjttest1 NPN LEVEL=1 update=1 is=4.0e-16
```

## Bipolar Transistor Instance, Quasi-Saturation (Level 2)



### Quasi-Saturation BJT Instance Netlist Syntax

The syntax for a Level 2 quasi-saturation BJT instance is:

```
Qxxxx nc nb ne [ns] modelname
[[AREA=]val] [AREAB=]val [AREAC=]val
[M=]val [TNOM=]val [DTEMP=]val
```

*nc* is the collector node, *nb* is the base node, *ne* is the emitter node, and *ns* is the substrate node of the transistor. The *modelname* is the name of a Level 2 BJT model defined in a .MODEL statement elsewhere in the netlist.

The Level 2 quasi-saturation model BJT has the same instance parameters and default values as the Level 1 BJT. See "[Bipolar Transistor Instance, Linear \(Level 1\)](#)" on page 2-1.

## Level 2 Quasi-Saturation BJT Model

The .MODEL statement for the Level 2 quasi-saturation BJT specifies values for one or more model parameters.

```
.MODEL modelname NPN LEVEL=2 [modelparameter=val] ...
```

or

```
.MODEL modelname PNP LEVEL=2 [modelparameter=val] ...
```

The Level 2 quasi-saturation model BJT includes all the model parameters and default values given above for the Level 1 BJT. See "[Level 1 Linear BJT Model \(NPN or PNP\)](#)" on page 2-4.


**Table 13: Level 2 BJT Additional Model Parameters**

Model Parameter	Description	Unit	Default
<b>LEVEL</b>	2 is required to select the Level 2 BJT model	None	1 (default if LEVEL parameter is omitted)
<b>BEX</b>	VO temperature exponent	None	2.42
<b>BEXV</b>	RC temperature exponent	None	1.90
<b>BRS</b>	Reverse Beta for substrate BJT	None	0.0
<b>GAMMA</b>	Epitaxial doping factor $GAMMA = (2 \times n_i / n_e)^2$ , where $n_i$ = intrinsic carrier concentration and $n_e$ = epitaxial dopant concentration	None	0.0
<b>NEPI</b>	Emission coefficient	None	1.0
<b>QCO</b>	Epitaxial charge factor. When both IBC and IBE > 0 and SUBS = +1: $QCO_{eff} = QCO \times AREAB \times M$ When both IBC and IBE > 0 and SUBS = -1: $QCO_{eff} = QCO \times AREAC \times M$	Coulomb	0.0
<b>VO</b>	Carrier velocity saturation voltage. Zero represents infinite voltage.	Volt	0.0

### Quasi-Saturation BJT Model Netlist Example

```
.MODEL bjtttest2 NPN LEVEL=2 gamma=1.0e-9
```

## Bipolar Transistor Instance, VBIC95 (Level 4)



### VBIC95 BJT Instance Netlist Syntax

The syntax for a Level 4 VBIC95 model BJT instance is:

```
Qxxxx nc nb ne [ns] [nt] modelname
[AREA=val] [M=val] [DTEMP=val] [TNODEOUT]
```

*nc* is the collector node, *nb* is the base node, *ne* is the emitter node, *ns* is the substrate node, and *nt* is the self-heating node of the transistor. The *modelname* is the name of a Level 4 BJT model defined in a .MODEL statement elsewhere in the netlist. The **TNODEOUT** flag indicates that node *nt* is present but node *ns* is not present.

**Table 14: Level 4 VBIC95 BJT Instance Parameters**

Instance Parameter	Description	Unit	Default
<b>AREA</b>	Emitter area factor for currents, resistances, and capacitances	None	1.0
<b>DTEMP</b>	Difference between capacitor and circuit temperatures	°C	0.0
<b>M</b>	Multiplier: simulates parallel devices	None	1

### VBIC95 BJT Instance Netlist Examples

```
Q12 10 20 0 bjt95
```

## Level 4 VBIC95 BJT Model

The .MODEL statement for the Level 4 VBIC95 BJT specifies values for one or more model parameters.

```
.MODEL modelname NPN LEVEL=4 [modelparameter=val] ...
```

or

```
.MODEL modelname PNP LEVEL=4 [modelparameter=val] ...
```

**Table 15: Level 4 VBIC95 BJT Model Basic Parameters**

Model Parameter	Description	Unit	Default
<b>LEVEL</b>	4 is required to select the Level 4 BJT model	None	1 (default if LEVEL parameter is omitted)
<b>AVC1</b>	Base-collector avalanche parameter 1	Volt <sup>-1</sup>	0.0
<b>AVC2</b>	Base-collector avalanche parameter 2	Volt <sup>-1</sup>	0.0
<b>EA</b>	Activation energy for IS	electron-Volt	1.12
<b>EAIC</b>	Activation energy for IBCI/IBEIP	electron-Volt	1.12
<b>EAIE</b>	Activation energy for IBEI	electron-Volt	1.12
<b>EAIS</b>	Activation energy for IBCIP	electron-Volt	1.12
<b>EANC</b>	Activation energy for IBCN/IBENP	electron-Volt	1.12
<b>EANE</b>	Activation energy for IBEN	electron-Volt	1.12
<b>EANS</b>	Activation energy for IBCNP	electron-Volt	1.12
<b>GAMM</b>	Epitaxial doping factor	None	0.0
<b>HRCF</b>	High current RC factor. Zero represents infinite value.	None	0.0
<b>IBCI</b>	Ideal base-collector saturation current	Amp	1.0e-16
<b>IBCIP</b>	Ideal parasitic base-collector saturation current	Amp	0.0
<b>IBCN</b>	Non-ideal base-collector saturation current	Amp	0.0
<b>IBCNP</b>	Non-ideal parasitic base-collector saturation current	Amp	0.0
<b>IBEI</b>	Ideal base-emitter saturation current	Amp	1.0e-18
<b>IBEIP</b>	Ideal parasitic base-emitter saturation current	Amp	0.0

<b>IBEN</b>	Non-ideal base-emitter saturation current	Amp	0.0
<b>IBENP</b>	Non-ideal parasitic base-emitter saturation current	Amp	0.0
<b>IKF</b>	Forward knee current. Zero represents infinite current.	Amp	0.0
<b>IKP</b>	Parasitic knee current. Zero represents infinite current.	Amp	0.0
<b>IKR</b>	Reverse knee current. Zero represents infinite current.	Amp	0.0
<b>IS</b>	Transport saturation current	Amp	1.0e-16
<b>ISMIN</b>	Parameter for extending the minimum value of IS	Amp	1.0e-19
<b>ISP</b>	Parasitic transport saturation current	Amp	0.0
<b>ISPMIN</b>	Parameter for extending the minimum value of ISP	Amp	1.0e-19
<b>ITF</b>	Coefficient of TF dependence on $I_c$ . Zero represents infinite value.	Amp	0.0
<b>LAMBDA</b>			0.0
<b>MC</b>	Base-collector grading coefficient	None	0.33
<b>MCMIN</b>	Parameter for extending the minimum value of MC	None	1.0e-2
<b>ME</b>	Base-emitter grading coefficient	None	0.33
<b>MEMIN</b>	Parameter for extending the minimum value of ME	None	1.0e-2
<b>MS</b>	Substrate-collector grading coefficient	None	0.33
<b>MSMIN</b>	Parameter for extending the minimum value of MS	None	1.0e-2
<b>NCI</b>	Ideal base-collector emission coefficient	None	1.0
<b>NCIP</b>	Ideal parasitic base-collector emission coefficient	None	1.0
<b>NCN</b>	Non-ideal base-collector emission coefficient	None	2.0
<b>NCNP</b>	Non-ideal parasitic base-collector emission coefficient	None	2.0
<b>NEI</b>	Ideal base-emitter emission coefficient	None	1.0

<b>NEN</b>	Non-ideal base-emitter emission coefficient	None	2.0
<b>NF</b>	Forward emission coefficient	None	1.0
<b>NFP</b>	Parasitic forward emission coefficient	None	1.0
<b>NR</b>	Reverse emission coefficient	None	1.0
<b>PC</b>	Built-in base-collector potential	Volt	0.75
<b>PE</b>	Built-in base-emitter potential	Volt	0.75
<b>PS</b>	Built-in substrate-collector potential	Volt	0.75
<b>QTF</b>	Variant of TF with base-width modulation	None	0.0
<b>RBI</b>	Intrinsic base resistance	Ohm	1.0e-5
<b>RBP</b>	Parasitic base resistance	Ohm	1.0e-5
<b>RBPMIN</b>	Parameter for extending the minimum value of RBP	Ohm	1.0e-3
<b>RBX</b>	Extrinsic base resistance	Ohm	1.0e-5
<b>RCI</b>	Intrinsic collector resistance	Ohm	1.0e-5
<b>RCX</b>	Extrinsic collector resistance	Ohm	1.0e-5
<b>RE</b>	Emitter resistance	Ohm	1.0e-5
<b>RS</b>	Substrate resistance	Ohm	1.0e-5
<b>TF</b>	Forward transit time	Second	1.0e-11
<b>TR</b>	Reverse transit time	Second	1.0e-11
<b>TREF</b>	Nominal circuit temperature	°C	25
<b>VEF</b>	Forward early voltage. Zero represents infinite voltage	Volt	0.0
<b>VER</b>	Reverse early voltage. Zero represents infinite voltage	Volt	0.0
<b>VO (V0)</b>	Epitaxial drift saturation voltage. Zero represents infinite value.	Volt	0.0
<b>VTF</b>	Coefficient of TF dependence on $V_{bc}$ . Zero represents infinite value.	Volt	0.0
<b>WBE</b>	Portion of IBEI derived from $V_{bei}$ , (1-WBE) derived from $V_{bex}$	None	1.0
<b>WSP</b>	Portion of ICCP derived from $V_{bep}$ , (1-WBE) derived from $V_{bci}$	None	1.0
<b>XTF</b>	Coefficient of TF bias dependence	None	0.0

**Table 16: Level 4 VBIC95 BJT Model Capacitance and Charge Parameters**

Model Parameter	Description	Unit	Default
<b>AJC</b>	Base-collector capacitance switching parameter	None	-0.5
<b>AJE</b>	Base-emitter capacitance switching parameter	None	-0.5
<b>AJS</b>	Substrate-collector capacitance switching parameter	None	-0.5
<b>CBCO (CBC0)</b>	Extrinsic base-collector overlap capacitance	Farad	0.0
<b>CBE0 (CBE0)</b>	Extrinsic base-emitter overlap capacitance	Farad	0.0
<b>CJC</b>	Base-collector intrinsic zero-bias capacitance	Farad	0.0
<b>CJCP</b>	Substrate-collector zero-bias capacitance	Farad	0.0
<b>CJE</b>	Base-emitter zero-bias capacitance	Farad	0.0
<b>CJEP</b>	Base-collector extrinsic zero-bias capacitance	Farad	0.0
<b>FC</b>	Forward bias depletion capacitance limit	None	0.9
<b>QCO (QC0)</b>	Epitaxial charge parameter	Coulomb	0.0

**Table 17: Level 4 VBIC95 BJT Model Temperature Coefficient Parameters**

Model Parameter	Description	Unit	Default
<b>TAVC</b>	Temperature coefficient of AVC2	$^{\circ}\text{K}^{-1}$	0.0
<b>TNF</b>	Temperature exponent of NF	$^{\circ}\text{K}^{-1}$	0.0
<b>XII</b>	Temperature exponent of IBEI/IBCI/IBEIP/IBCIP	None	3.0
<b>XIN</b>	Temperature exponent of IBEN/IBCN/IBENP/IBCNP	None	3.0
<b>XIS</b>	Temperature exponent of IS	None	3.0
<b>XRBI (XRBI)</b>	Temperature exponent of RBI	None	0.0
<b>XRC (XRCI)</b>	Temperature exponent of RCI	None	0.0
<b>XRE</b>	Temperature exponent of RE	None	0.0
<b>XRS</b>	Temperature exponent of RS	None	0.0
<b>XVO (XV0)</b>	Temperature exponent of VO	None	0.0

**Table 18: Level 4 VBIC95 BJT Model Noise Parameters**

Model Parameter	Description	Unit	Default
<b>AFN</b>	Base-emitter flicker noise exponent	None	1.0



<b>BFN</b>	Base-emitter flicker noise 1/f dependency	None	1.0
<b>KFN</b>	Base-emitter flicker noise constant	None	0.0

**Table 19: Level 4 VBIC95 BJT Model Self-Heating Parameters**

Model Parameter	Description	Unit	Default
<b>RTH</b>	Thermal resistance	°K/Watt	0.0
<b>CTH</b>	Thermal capacitance	Joule/°K	0.0

**Table 20: Level 4 VBIC95 BJT Model Excess Phase Parameter**

Model Parameter	Description	Unit	Default
<b>TD</b>	Forward excess-phase delay time	Second	0.0


### VBIC95 BJT Model Netlist Example

```
.Model Q4_Model NPN LEVEL=4
+ afn = 1 ajc = -0.5 aje = -0.5
+ ajs = -0.5 area = 1 avc1 = 0 avc2 = 0 bfn = 1.0 cbco = 0
+ cbeo = 0 cjc = 0 cjcp = 0 cje = 0 cjep = 0 cth = 0 ea = 1.12
+ eaic = 1.12 eaie = 1.12 eais = 1.12 eanc = 1.12 eane = 1.12
+ eans = 1.12 fc = 0.9 gamm = 0 hrcf = 1.0 ibci = 1e-16
+ ibcip = 0
+ ibcn = 1e-15 ibcnp = 0 ibei = 1e-18 ibeip = 0 iben = 1e-15
+ ibenp = 0 ikf = 2e-3 ikp = 200e-6 ikr = 200e-6 is = 1e-16
+ isp = 1e-16 itf = 1e-3 kfn = 0 mc = 0.330 me = 0.330
+ ms = 0.330
+ nci = 1.0 ncip = 1.0 ncn = 2.0 ncnp = 2.0 nei = 1.0
+ nen = 2.0 nf = 1.0 nfp = 1.0 nr = 1.0 pc = 0.75 pe = 0.75
+ ps = 0.75 qco = 1e-12 qtf = 0 rbi = 0.1 rbp = 0.1
```

```

+ rbx = 0.1 rci = 0.1 rcx = 0.1 re = 0.1 rs = 0.1 rth = 0
+ tavg = 0
+ td = 0 tf = 1e-12 tnf = 0 tnom = 25 tr = 10e-12 vbmn = 0.7
+ vbmX = 0.86 vcmX = 5 vef = 1e34 ver = 1e34 vo = 1e34
+ vtf = 1e34
+ wbe = 1.0 wsp = 1.0 xii = 3.0 xin = 3.0 xis = 3.0 xrb = 1.0
+ xrc = 1.0 xre = 1.0 xrs = 1.0 xtf = 0 xvo = 0
    
```

## Bipolar Transistor Instance, Philips MEXTRAM 503/504 (Level 6)



### Philips MEXTRAM 503/504 BJT Instance Netlist Syntax

The syntax for a Level 6 Philips MEXTRAM Version 503 or Version 504 BJT instance is:

```

Qxxxx nc nb ne [ns] modelname
[[AREA=]val] [M=val] [TNOM=val] [DTEMP=val]
    
```

*nc* is the collector node, *nb* is the base node, *ne* is the emitter node, and *ns* is the substrate node of the transistor. The *modelname* is the name of a Level 6 Philips MEXTRAM Version 503 or 504 BJT model defined in a .MODEL statement elsewhere in the netlist.

Philips MEXTRAM Version 503 and Version 504 have the same instance parameters.

**Table 21: Level 6 Philips MEXTRAM 503/504 BJT Instance Parameters**

Instance Parameter	Description	Unit	Default
--------------------	-------------	------	---------

<b>AREA</b>	Emitter area factor for currents, resistances, and capacitances	None	1.0
<b>M (MULT)</b>	Multiplier: simulates parallel devices	None	1
<b>DTEMP (DTA)</b>	Difference between transistor and circuit temperatures	°C	0

### Philips MEXTRAM 503/504 BJT Instance Netlist Example

```
Q23 87 88 89 90 bjt504 AREA=1.15
```

## Level 6 BJT Philips MEXTRAM (503 or 504) Model

The .MODEL statement for the Level 6 Philips MEXTRAM Version 503 or 504 BJT specifies values for one or more model parameters.

```
.MODEL modelname NPN LEVEL=6 VERS=val [modelparameter=val] ...
```

or

```
.MODEL modelname PNP LEVEL=6 VERS=val [modelparameter=val] ...
```

**Table 22: Level 6 BJT Model Flag Parameters**

Model Parameter	Description	Unit	Default
<b>LEVEL</b>	6 is required to select the Level 6 BJT model	None	1 (default if LEVEL parameter is omitted)
<b>VERS</b>	Selects Version 503 or 504	None	503
<b>EXAVL</b>	Flag for extended modeling of avalanche currents	None	0
<b>EXMOD</b>	Flag for extended modeling of reverse current gain	None	503: 1 504: 1
<b>EXPHI</b>	Flag for distributed high frequency effects	None	503: 0 504: 1.0
<b>SUBS</b>	Flag for controlling substrate effect	None	1

**Table 23: Level 6 BJT Model Basic Parameters**

Model Parameter	Description	Unit	Default
-----------------	-------------	------	---------

<b>BF</b>	Ideal forward current gain	None	503: 140 504: 215.0
<b>BRI</b>	Ideal reverse current gain	None	503: 16 504: 7.0
<b>ETA</b>	Factor for built-in base field (503 only)	None	4.0
<b>DAIS</b>	(504 only)		0.0
<b>IBF</b>	Saturation current for the non-ideal forward base current	Amp	503: 2.0e-14 504: 2.7e-15
<b>IBR</b>	Saturation current for the non-ideal reverse base current	Amp	503: 8.0e-15 504: 1.0e-15
<b>IK</b>	Collector-emitter high-injection knee current	Amp	503: 1.5e-2 504: 0.1
<b>IS</b>	Collector-emitter saturation current	Amp	503: 5.0e-17 504: 2.2e-17
<b>MLF</b>	Non-ideality factor of the non-ideal forward base current (504 only)	Volt	2.0
<b>QBO (QB0)</b>	Zero-bias base charge (503 only)	Coulomb	1.2e-12
<b>VER</b>	Reverse early voltage (504 only)	Volt	2.5
<b>VEF</b>	Forward early voltage (504 only)	Volt	44.0
<b>VLF</b>	Cross-over voltage of the non-ideal forward base current (503 only)	Volt	0.5
<b>VLR</b>	Cross-over voltage of the non-ideal reverse base current	Volt	503: 0.5 504: 0.2
<b>XEXT</b>	The part of $I_{ex}$ , $Q_{ex}$ , $Q_{tex}$ , and $I_{sub}$ that depends on the base-collector voltage $V_{bc1}$	None	503: 0.5 504: 0.63
<b>XIBI</b>	Fraction of ideal base current that belongs to the sidewall	None	0.0

**Table 24: Level 6 BJT Model Avalanche Parameters**

<b>Model Parameter</b>	<b>Description</b>	<b>Unit</b>	<b>Default</b>
<b>AXI</b>	Smoothness parameter for the onset of quasi-saturation (504 only)	None	0.3
<b>AVL</b>	Weak avalanche parameter (503 only)	None	50.0
<b>EFI</b>	Electric field intercept (enabled when EXAVL = 1) (503 only)	None	0.7
<b>IHC</b>	Critical hot-carrier current for velocity saturation in the epilayer	Amp	503: 3.0e-3 504: 4.0e-3
<b>KAVL</b>	(504 only)		0.0
<b>RBC</b>	Constant part of the base resistance	Ohm	503: 50 504: 23
<b>RBV</b>	Variable part of the base resistance at zero bias	Ohm	503: 100 504: 18
<b>RCC</b>	Constant part of the collector resistance	Ohm	503: 25.0 504: 12.0
<b>RCV</b>	Resistance of the unmodulated epilayer	Ohm	503: 750.0 504: 150.0
<b>RE</b>	Emitter resistance	Ohm	503: 2.0 504: 5.0
<b>SCRCV</b>	Space charge resistance of the epilayer	Ohm	503: 1000.0 504: 1250.0
<b>SFH</b>	Epilayer current spreading factor for avalanche model (enabled when EXAVL = 1)	None	503: 0.6 504: 0.3
<b>VAVL</b>	Voltage that determines the curvature of the avalanche model (504 only)	Volt	3.0
<b>WAVL</b>	Epilayer thickness used for avalanche model (504 only)	Meter	1.1e-6

**Table 25: Level 6 BJT Model Base-Emitter Capacitance Parameters**

<b>Model Parameter</b>	<b>Description</b>	<b>Unit</b>	<b>Default</b>
<b>CJE</b>	Zero-bias emitter-base depletion capacitance	Farad	503: 2.5e-13 504: 7.3e-14
<b>CJC</b>	Zero-bias collector-base depletion capacitance	Farad	503: 1.3e-13 504: 7.8e-14
<b>MC</b>	Coefficient for the current modulation of the collector-base depletion capacitance	None	0.5
<b>PC</b>	Collector-base grading coefficient (variable part)	None	503: 0.4 504: 0.5
<b>PE</b>	Emitter-base grading coefficient	None	503: 0.33 504: 0.4
<b>VDC</b>	Collector-base diffusion voltage	Volt	503: 0.6 504: 0.68
<b>VDE</b>	Emitter-base diffusion voltage	Volt	503: 0.9 504: 0.95
<b>XCJC</b>	Fraction of the collector-base depletion capacitance under the emitter	None	503: 0.1 504: 3.2e-2
<b>XCJE</b>	Fraction of the collector-base depletion capacitance that belongs to the sidewall	None	503: 0.5 504: 0.4
<b>XP</b>	Constant part of CJC	Farad	503: 0.2 504: 0.35

**Table 26: Level 6 BJT Model Transit Time Parameters**

<b>Model Parameter</b>	<b>Description</b>	<b>Unit</b>	<b>Default</b>
<b>MTAU</b>	503: Non-ideality factor of the neutral and emitter charge 504: Non-ideality factor of the emitter charge	None	503: 1.18 504: 1.0
<b>TAUB</b>	Transit time of stored base charge (504 only)	Second	4.2e-12

<b>TAUE</b>	Minimum transit time of stored emitter charge (504 only)	Second	2.0e-12
<b>TAUNE</b>	Minimum transit time of neutral and emitter charge (503 only)	Second	3.0e-10
<b>TAUR</b>	Transit time of reverse extrinsic stored base charge (504 only)	Second	5.2e-10
<b>TEPI</b>	Transit time of stored epilayer charge (504 only)	Second	4.1e-11
<b>XREC</b>	Pre-factor of the recombination part of $I_{b1}$ (504 only)	None	0.0

**Table 27: Level 6 BJT Model Temperature Parameters**

<b>Model Parameter</b>	<b>Description</b>	<b>Unit</b>	<b>Default</b>
<b>AB</b>	Temperature coefficient for the resistivity of the base	None	503: 1.35 504: 1.0
<b>AC</b>	Temperature coefficient for the resistivity of the buried layer	None	503: 0.4 504: 2.0
<b>AE</b>	Temperature coefficient for the resistivity of the emitter (504 only)	None	0.0
<b>AEPI</b>	Temperature coefficient for the resistivity of the epilayer	None	503: 2.15 504: 2.5
<b>AEX</b>	Temperature coefficient for the resistivity of the extrinsic base	None	503: 1.0 504: 0.62
<b>AQBO</b>	Temperature coefficient for the zero-bias base charge (504 only)	None	0.3
<b>ER</b>	Temperature coefficient of VLF and VLR (503 only)	None	2.0e-3
<b>TREF (TNOM)</b>	Nominal circuit temperature	°C	25
<b>TSCALE</b>	(504 only)		1.0

**Table 28: Level 6 BJT Model Bandgap and Base Doping Parameters**

<b>Model Parameter</b>	<b>Description</b>	<b>Unit</b>	<b>Default</b>
<b>DEG</b>	Bandgap difference over the base (504 only)	electron-	0.0

		Volt	
<b>DVGBF</b>	Bandgap voltage difference of forward current gain (504 only)	Volt	5.0e-2
<b>DVGBR</b>	Bandgap voltage difference of reverse current gain (504 only)	Volt	4.5e-2
<b>DVGTE</b>	Bandgap voltage difference of emitter stored charge (504 only)	Volt	0.05
<b>NA</b>	Maximum base doping concentration	cm <sup>-3</sup>	3.0e17
<b>VGB</b>	Band gap voltage of the base	Volt	503: 1.18 504: 1.17
<b>VGC</b>	Band gap voltage of the collector	Volt	503: 1.205 504: 1.18
<b>VGE</b>	Band gap voltage of the emitter (503 only)	Volt	1.01
<b>VGJ</b>	Band gap voltage recombination, emitter-base junction	Volt	503: 1.1 504: 1.15
<b>VI</b>	Ionization voltage of base doping	Volt	0.040

**Table 29: Level 6 BJT Model Noise Parameters**

Model Parameter	Description	Unit	Default
<b>AF</b>	Flicker noise exponent	None	503: 1.0 504: 2.0
<b>KF</b>	Flicker noise coefficient for ideal base current	None	503: 2.0e-16 504: 2.0e-11
<b>KFN</b>	Flicker noise coefficient for non-ideal base current	None	503: 2.0e-16 504: 2.0e-11

**Table 30: Level 6 BJT Model Substrate Parameters**

Model Parameter	Description	Unit	Default
-----------------	-------------	------	---------



<b>AS</b>	Temperature coefficient for the resistivity of the substrate  For a closed buried layer, AS = AC  For an open buried layer, AS = AEPI	None	503: 2.15 504: 1.58
<b>CJS</b>	Zero-bias collector-substrate depletion capacitance	Farad	503: 1.0e-12 504: 3.15e-13
<b>IKS</b>	Base-substrate high-injection knee current	Amp	503: 5.0e-6 504: 2.5e-4
<b>ISS</b>	Base-substrate saturation current	Amp	503: 6.0e-16 504: 4.8e-17
<b>PS</b>	Collector-substrate grading coefficient	None	503: 0.33 504: 0.34
<b>VDS</b>	Collector-substrate diffusion voltage	Volt	503: 0.5 504: 0.62
<b>VGS</b>	Bandgap voltage of the substrate	Volt	503: 1.15 504: 1.2

**Table 31: Level 6 BJT Model Self-Heating Parameters**

Model Parameter	Description	Unit	Default
<b>ATH</b>	RTH exponential factor	None	0.0
<b>RTH</b>	Self-heating thermal resistance (504 only)	°C/Ohm	300
<b>CTH</b>	Self-heating thermal capacitance (504 only)	Joule/°C	3.0e-9


**Table 32: Level 6 BJT Model Extrinsic Capacitance Parameters**

Model Parameter	Description	Unit	Default
<b>CBE0</b>	Extrinsic base-emitter capacitance (504 only)	Farad	0.0
<b>CBC0</b>	Extrinsic base-collector capacitance (504 only)	Farad	0.0

**Philips MEXTRAM 503/504 BJT Model Netlist Example**

```
.MODEL bjt504 npn LEVEL=6 VERS=503
+EXMOD=1 EXPHI=0 EXAVL=0 IS=7.95796e-019 BF=221 XIBI=0.0567287
+IBF=6.29244e-017 VLF=0.2628 IK=0.00626479 BRI=42.6425
+IBR=7.6517e-017 VLR=0.4567 XEXT=0.253481 QBO=4.59895e-015
+ETA=4 AVL=24.58 EFI=0.8877 IHC=0.00122637 RCC=116.57
+RCV=236.584 SCRCV=2633.37 SFH=0.491741 RBC=103.06 RBV=299.727
+RE=30.1239 TAUNE=7.70958e-013 MTAU=1 CJE=5.52608e-015
+VDE=0.8517 PE=0.289704 XCJE=0.654501 CJC=1.74037e-015
+VDC=0.69837 PC=0.3373 XP=0.1711 MC=0.468182 XCJC=0.191763
+VGE=1.14 VGB=1.18 VGC=1.206 VGJ=1.22 VI=0.02 NA=1e+018
+ER=0.002 AB=1 AEPI=1.529 AEX=2.3 AC=0.4 KF=2.17634e-009 KFN=0
+AF=2 ISS=2.48987e-020 IKS=0.011044 CJS=2.04924e-015 VDS=0.5
+PS=0.261133 VGS=1.12 AS=1.021e-015
```

## Bipolar Transistor Instance, HiCUM Model (Level 8)



### Netlist Syntax

The syntax for a level 8 HiCUM model BJT instance is:

```
Qxxxx nc nb ne [ns] [nt] modelname [AREA=val]
[M=val] [TNOM=val] [DTEMP=val] [TNODEOUT]
```

$nc$  is the collector node,  $nb$  is the base node,  $ne$  is the emitter node,  $ns$  is the substrate node, and  $nt$  is the self-heating node of the transistor. The *modelname* is the name of a level 8 BJT model defined in a .MODEL statement elsewhere in the netlist. The **TNODEOUT** flag indicates that node  $nt$  is present but node  $ns$  is not present.

**Table 33: Level 8 HiCUM BJT Instance Parameters**

Instance Parameter	Description	Unit	Default
<b>AREA</b>	Emitter area factor for currents, resistances, and capacitances	None	1.0
<b>M</b>	Multiplier: simulates parallel transistors	None	1
<b>TNOM</b>	Circuit temperature	°C	27
<b>DTEMP</b>	Difference between capacitor and circuit temperatures	°C	0
<b>TNODEOUT</b>	Flag to indicate that node $nt$ is present but node $ns$ is not present	None	None

### Netlist Example

```
Q21 22 33 44 bjth8 DTEMP=5
```

## Level 8 HiCUM BJT Model

### Netlist Form for Level 8 BJT Model

The .MODEL statement for the level 8 HiCUM BJT specifies values for one or more model parameters.

```
.MODELmodelname NPN LEVEL=8 [modelparameter=val] ...
```

or

```
.MODELmodelname PNP LEVEL=8 [modelparameter=val] ...
```

**Table 34: Level 8 BJT Model Basic Parameters**

Model Parameter	Description	Unit	Default
<b>LEVEL=8</b>	Selects level 8 HiCUM BJT model	None	1
<b>IS</b>	Ideal saturation current	Amp	-1.0
<b>MCF</b>	Non-ideality factor for base-collector reverse current ( $VT = VT \times MCF$ )	None	1.0

<b>TREF (TNOM)</b>	Reference temperature	°C	26.85
--------------------	-----------------------	----	-------

**Table 35: Level 8 BJT Model Transfer Current Parameters**

Model Parameter	Description	Unit	Default
<b>ALIT</b>	Additional delay time factor for $i_T$	None	0.45
<b>C10</b>	Constant $C10 = I_S \times QP0$	Amp <sup>2</sup> -second (Meter <sup>2</sup> )	3.76e-32
<b>HFC</b>	Weighting factor for $Q_{fc}$ in HBTs	None	1.0
<b>HFE</b>	Weighting factor for $Q_{fe}$ in HBTs	None	1.0
<b>HJCI</b>	Weighting factor for $Q_{jci}$ in HBTs	None	1.0
<b>HJEI</b>	Weighting factor for $Q_{jei}$ in HBTs	None	0.0
<b>ICH</b>	High-current correction for 2D/3D	Amp	2.09e-2
<b>QP0</b>	Zero-bias hole charge	Amp-second	2.78e-14

**Table 36: Level 8 BJT Model B-E Depletion Capacitance Parameters**

Model Parameter	Description	Unit	Default
<b>ALJEI</b>	Ratio of maximum to zero-bias value	None	1.8
<b>CJEI0</b>	Zero-bias value	Farad	8.11e-15
<b>VDEI</b>	Built-in voltage	Volt	0.95
<b>ZEI</b>	Exponent coefficient	None	0.5

**Table 37: Level 8 BJT Model B-C Depletion Capacitance Parameters**

Model Parameter	Description	Unit	Default
<b>CJCI0</b>	Zero-bias value	Farad	1.16e-15
<b>VDCI</b>	Built-in voltage	Volt	0.8
<b>VPTCI</b>	Punch-through voltage	Volt	416
<b>ZCI</b>	Exponent coefficient	None	0.333

**Table 38: Level 8 BJT Model Forward Transit Time Parameters**

Model	Description	Unit	Default
-------	-------------	------	---------

Parameter			
ALHC	Smoothing factor for current depletion collector and base transit time	None	0.75
ALQF	Factor for additional delay of $Q_f$	None	0.225
DTOH	Time constant for base and BC SCR width modulation	Second	2.1e-12
FTHC	Partitioning factor for base and collector portion	None	0.6
GTFE	Smoothing factor for current depletion emitter transit time	None	1.4
TBVL	Voltage for modeling carrier jam at low $V_{C'E}$	Second	40e-12
TEF0	Storage time in neutral emitter	Second	1.8e-12
THCS	Saturation time constant at high current densities	Second	3.0e-11
T0	Low current transit time at $V_{B'C} = 0$	Second	4.75e-12

Table 39: Level 8 BJT Model Critical Current Parameters

Model Parameter	Description	Unit	Default
RCI0	Low-field resistance of internal collector region	Ohm	127.8
VCES	Internal collector-emitter saturation voltage	Volt	0.1
VLIM	Voltage separating ohmic and SCR regime	Volt	0.7
VPT	Epitaxial punch-through voltage on base-collector SCR	Volt	5.0

Table 40: Level 8 BJT Model Inverse Transit Time Parameter

Model Parameter	Description	Unit	Default
TR	Time constant for inverse operation	Second	1.0e-9

Table 41: Level 8 BJT Model Base Current Components Parameters

Model Parameter	Description	Unit	Default
IBCIS	Base-collector saturation current	Amp	1.16e-20
IBEIS	Base-emitter saturation current	Amp	1.16e-20
IREIS	Base-emitter recombination saturation current	Amp	1.16e-6
MBCI	Base-collector non-ideality factor	None	1.015

<b>MBEI</b>	Base-emitter non-ideality factor	None	1.015
<b>MREI</b>	Base-emitter recombination non-ideality factor	None	2.0

**Table 42: Level 8 BJT Model B-C Avalanche Breakdown Parameters**

<b>Model Parameter</b>	<b>Description</b>	<b>Unit</b>	<b>Default</b>
<b>FAVL</b>	Prefactor for collector-base avalanche effect	Volt <sup>-1</sup>	1.186
<b>QAVL</b>	Exponent factor for collector-base avalanche effect	Amp-second	1.11e-14

**Table 43: Level 8 BJT Model Internal Base Resistance Parameters**

<b>Model Parameter</b>	<b>Description</b>	<b>Unit</b>	<b>Default</b>
<b>FCRBI</b>	Ratio of high-frequency shunt to total internal capacitance	None	0.0
<b>FDQR0</b>	Correction factor for modulation by base-emitter and base-collector SCR	None	0.0
<b>FGEO</b>	Geometry factor (value corresponding to long emitter stripe)	None	0.73
<b>FQI</b>	Ratio of internal to total minority charge	None	0.9055
<b>RBI0</b>	Value at zero bias	Ohm	0.0

**Table 44: Level 8 BJT Model Lateral Scaling Parameters**

<b>Model Parameter</b>	<b>Description</b>	<b>Unit</b>	<b>Default</b>
<b>LATB</b>	Scaling factor for Q <sub>fc</sub> in 1_E	None	3.765
<b>LATL</b>	Scaling factor for Q <sub>fc</sub> in 1_E direction	None	0.342

**Table 45: Level 8 BJT Model Peripheral B-E Depletion Capacitance Parameters**

<b>Model Parameter</b>	<b>Description</b>	<b>Unit</b>	<b>Default</b>
<b>ALJEP</b>	Ratio of maximum to zero-bias value	None	2.4
<b>CJEP0</b>	Zero-bias value	Farad	2.07e-15

<b>VDEP</b>	Built-in voltage	Volt	1.05
<b>ZEP</b>	Depletion coefficient	None	0.4

**Table 46: Level 8 BJT Model Peripheral Base Current Parameters**

Model Parameter	Description	Unit	Default
<b>IBEPS</b>	Saturation current	Amp	3.72e-21
<b>IREPS</b>	Recombination saturation factor	Amp	1.0e-30
<b>MBEP</b>	Saturation current non-ideality factor	None	1.015
<b>MREP</b>	Recombination non-ideality factor	None	2.0

**Table 47: Level 8 BJT Model Peripheral B-E Tunneling Parameters**

Model Parameter	Description	Unit	Default
<b>ABET</b>	Exponent coefficient	None	0.0
<b>IBETS</b>	Saturation current	Amp	0.0

**Table 48: Level 8 BJT Model External B-C Capacitance Parameters**

Model Parameter	Description	Unit	Default
<b>CCOX</b>	Collector oxide capacitance	Farad	2.97e-15
<b>CJCX0</b>	Zero-bias depletion value	Farad	5.393e-15
<b>FBC (FBCS)</b>	Partitioning factor for external base-collector capacitance C_BCX  FBC = C'_BCx + C''_BCc	None	0.1526
<b>VDCX</b>	Built-in voltage	Volt	0.7
<b>VPTCX</b>	Punch-through voltage	Volt	100
<b>ZCX</b>	Exponent coefficient	None	0.333

**Table 49: Level 8 BJT Model External B-C Current Component Parameters**

Model Parameter	Description	Unit	Default
IBCXS	Saturation current	Amp	4.39e-20
MBCX	Non-ideality factor	None	1.03

**Table 50: Level 8 BJT Model Miscellaneous External Element Parameters**

Model Parameter	Description	Unit	Default
CEOX	Emitter-base isolation overlap capacitance	Farad	1.13e-15
RBX	External base series resistance	Ohm	0.0
RCX	Emitter series resistance	Ohm	0.0
RE	External base series resistance	Ohm	0.0

**Table 51: Level 8 BJT Model Substrate Transistor Parameters**

Model Parameter	Description	Unit	Default
ISCS	Saturation current of collector-substrate diode	Amp	0.0
ITSS	Transfer saturation current	Amp	0.0
MSC	Non-ideality factor of collector-substrate diode	None	1.0
MSF	Non-ideality factor of forward transfer current	None	0.0
MSR	Non-ideality factor for base-collector substrate transistor ( $V_T = V_T \times MCF$ )	None	1.0
TSF	Minority charge storage transit time factor	Second	0.0

**Table 52: Level 8 BJT Model C-S Depletion Capacitance Parameters**

Model Parameter	Description	Unit	Default
CJS0	Zero-bias value of collector-substrate depletion capacitance	Farad	3.64e-14
VDS	Built-in voltage	Volt	0.6
VPTS	Punch-through voltage	Volt	1000
ZS	Exponent coefficient	None	0.447



**Table 53: Level 8 BJT Model Base Current Components Parameters**

Model Parameter	Description	Unit (Factor)	Default
CSU	Substrate capacitance from permittivity of bulk material	Farad	0.0
RSU	Substrate series resistance	Ohm	0.0

**Table 54: Level 8 BJT Model Noise Parameters**

Model Parameter	Description	Unit	Default
AF	Flicker noise exponent factor (no unit only for AF = 2)	None	2.0
KF	Flicker noise factor	None	1.43e-08
KRBI	Internal base resistance factor	None	1.114

**Table 55: Level 8 BJT Model Temperature Dependence Parameters**


Model Parameter	Description	Unit	Default
ALB	Relative temperature coefficient of forward current gain	$^{\circ}\text{K}^{-1}$	6.3e-3
ALCES	Relative temperature coefficient of VCES	$^{\circ}\text{K}^{-1}$	0.4e-3
ALFAV	Relative temperature coefficient for avalanche breakdown	$^{\circ}\text{K}^{-1}$	8.25e-5
ALQAV	Relative temperature coefficient for avalanche breakdown	$^{\circ}\text{K}^{-1}$	1.96e-4
ALTO	1st-order relative temperature coefficient of TEF0	$^{\circ}\text{K}^{-1}$	0.0
ALVS	Relative temperature coefficient of saturation drift velocity	$^{\circ}\text{K}^{-1}$	1.0e-3
KT0	2nd-order relative temperature coefficient of TEF0	$^{\circ}\text{K}^{-1}$	0.0
VGB	Bandgap voltage	Volt	1.17
ZETACI	Temperature exponent factor of RCI0	None	1.6

<b>ZETACX</b>	Temperature exponent factor for epitaxial layer	None	1.0
<b>ZETARE</b>	Temperature exponent factor of RE	None	0.0
<b>ZETARBI</b>	Temperature exponent factor of RBI0	None	0.588
<b>ZETARBX</b>	Temperature exponent factor of RBX	None	0.2060
<b>ZETARCX</b>	Temperature exponent factor of RCX	None	0.2230

**Table 56: Level 8 BJT Model Self-Heating Parameters**

Model Parameter	Description	Unit	Default
<b>CTH</b>	Thermal capacitance (Not supported)	Joule/°K	0.0
<b>RTH</b>	Thermal resistance (Not supported)	°K/Ohm	0.0

## Bipolar Transistor Instance, VBIC99 (Level 9)



### VBIC99 BJT Instance Netlist Syntax

The syntax for a Level 9 VBIC99 model BJT instance is:

```
Qxxxx nc nb ne [ns] [nt] modelname
[AREA=val] [M=val] [DTEMP=val] [TNODEOUT]
```

*nc* is the collector node, *nb* is the base node, *ne* is the emitter node, *ns* is the substrate node, and *nt* is the self-heating node of the transistor. The *modelname* is the name of a Level 9 BJT model defined in a .MODEL statement elsewhere in the netlist. The **TNODEOUT** flag indicates that node *nt* is present but node *ns* is not present.

**Table 57: Level 9 VBIC99 BJT Instance Parameters**

Instance	Description	Unit	Default
----------	-------------	------	---------

Parameter			
<b>AREA</b>	Emitter area factor for currents, resistances, and capacitances	None	1.0
<b>DTEMP</b>	Difference between capacitor and circuit temperatures	°C	0
<b>M</b>	Multiplier: simulates parallel devices	None	1.0

### VBIC99 BJT Instance Netlist Examples

```
Q15 3 4 5 6 bjtvbic99 DTEMP=20
```

## Level 9 VBIC99 BJT Model

The .MODEL statement for the Level 9 VBIC99 BJT specifies values for one or more model parameters.

```
.MODELmodelname NPN LEVEL=9 [modelparameter=val] ...
```

or

```
.MODELmodelname PNP LEVEL=9 [modelparameter=val] ...
```

**Table 58: Level 9 VBIC99 BJT Model Basic Parameters**

Model Parameter	Description	Unit	Default
<b>LEVEL</b>	9 is required to select the Level 9 BJT model	None	1 (default if LEVEL parameter is omitted)
<b>ART</b>	Smoothing parameter for reach-through	None	0.1
<b>AVC1</b>	Base-collector avalanche parameter 1	Volt <sup>-1</sup>	0.0
<b>AVC2</b>	Base-collector avalanche parameter 2	Volt <sup>-1</sup>	0.0
<b>DEAR</b>	Delta activation energy for ISRR	electron-Volt	0.0
<b>EA</b>	Activation energy for IS	electron-Volt	1.12
<b>EAIC</b>	Activation energy for IBCI/IBEIP	electron-Volt	1.12
<b>EAIE</b>	Activation energy for IBEI	electron-	1.12

		Volt	
<b>EAIS</b>	Activation energy for IBCIP	electron-Volt	1.12
<b>EANC</b>	Activation energy for IBCN/IBENP	electron-Volt	1.12
<b>EANE</b>	Activation energy for IBEN	electron-Volt	1.12
<b>EANS</b>	Activation energy for IBCNP	electron-Volt	1.12
<b>EAP</b>	Activation energy for ISP	electron-Volt	1.12
<b>EBBE</b>	$\exp(-V_{BBE} / (N_{BBE} \times V_{TV}))$	None	0.0
<b>GAMM</b>	Epitaxial doping factor	None	0.0
<b>HRCF</b>	High current RC factor	None	0.0
<b>IBBE</b>	Base-emitter breakdown current	Amp	1.0e-6
<b>IBCI</b>	Ideal base-collector saturation current	Amp	1.0e-16
<b>IBCIP</b>	Ideal parasitic base-collector saturation current	Amp	0.0
<b>IBCN</b>	Non-ideal base-collector saturation current	Amp	0.0
<b>IBCNP</b>	Non-ideal parasitic base-collector saturation current	Amp	0.0
<b>IBEI</b>	Ideal base-emitter saturation current	Amp	1.0e-18
<b>IBEIP</b>	Ideal parasitic base-emitter saturation current	Amp	0.0
<b>IBEN</b>	Non-ideal base-emitter saturation current	Amp	0.0
<b>IBENP</b>	Non-ideal parasitic base-emitter saturation current	Amp	0.0
<b>IKF</b>	Forward knee current. Zero represents infinite current.	Amp	0.0
<b>IKP</b>	Parasitic knee current. Zero represents infinite current.	Amp	0.0
<b>IKR</b>	Reverse knee current. Zero represents infinite current.	Amp	0.0

<b>IS</b>	Transport saturation current	Amp	1.0e-16
<b>ISP</b>	Parasitic transport saturation current	Amp	0.0
<b>ISRR</b>	Reverse transport saturation current	Amp	1.0
<b>ITF</b>	Coefficient of TF dependence on $I_c$	Amp	0.0
<b>LAMBDA</b>			0.0
<b>MC</b>	Base-collector grading coefficient	None	0.33
<b>ME</b>	Base-emitter grading coefficient	None	0.33
<b>MS</b>	Substrate-collector grading coefficient	None	0.33
<b>NBBE</b>	Base-emitter breakdown emission coefficient	None	1.0
<b>NCI</b>	Ideal base-collector emission coefficient	None	1.0
<b>NCIP</b>	Ideal parasitic base-collector emission coefficient	None	1.0
<b>NCN</b>	Non-ideal base-collector emission coefficient	None	2.0
<b>NCNP</b>	Non-ideal parasitic base-collector emission coefficient	None	2.0
<b>NEI</b>	Ideal base-emitter emission coefficient	None	1.0
<b>NEN</b>	Non-ideal base-emitter emission coefficient	None	2.0
<b>NF</b>	Forward emission coefficient	None	1.0
<b>NFP</b>	Parasitic forward emission coefficient	None	1.0
<b>NKF</b>	High-current Beta rolloff parameter	None	0.5
<b>NR</b>	Reverse emission coefficient	None	1.0
<b>PC</b>	Built-in base-collector potential	Volt	0.75
<b>PE</b>	Built-in base-emitter potential	Volt	0.75
<b>PS</b>	Built-in substrate-collector potential	Volt	0.75

<b>QBM</b>	Base charge model selection	None	0.0
<b>QTF</b>	Variant of TF with base-width modulation	Second	0.0
<b>RBI</b>	Intrinsic base resistance	Ohm	1.0e-5
<b>RBP</b>	Parasitic base resistance	Ohm	1.0e-5
<b>RBX</b>	Extrinsic base resistance	Ohm	1.0e-5
<b>RCI</b>	Intrinsic collector resistance	Ohm	1.0e-5
<b>RCX</b>	Extrinsic collector resistance	Ohm	1.0e-5
<b>RE</b>	Emitter resistance	Ohm	1.0e-5
<b>RS</b>	Substrate resistance	Ohm	1.0e-5
<b>TF</b>	Forward transit time	Second	1.0e-11
<b>TNBBE</b>	Temperature coefficient of NBBE	None	0.0
<b>TR</b>	Reverse transit time	Second	1.0e-11
<b>TREF (TNOM)</b>	Nominal circuit temperature	°C	25
<b>TVBBE1</b>	Linear temperature coefficient of VBBE	None	0.0
<b>TVBBE2</b>	Quadratic temperature coefficient of VBBE	None	0.0
<b>VBBE</b>	Base-emitter breakdown voltage	Volt	0.0
<b>VEF</b>	Forward early voltage. Zero represents infinite voltage	Volt	0.0
<b>VER</b>	Reverse early voltage. Zero represents infinite voltage	Volt	0.0
<b>VO (V0)</b>	Epitaxial drift saturation voltage	Volt	0.0
<b>VRT</b>	Reach-through voltage for Cbc limiting	Volt	0.0
<b>VTF</b>	Coefficient of TF dependence on $V_{bc}$	Volt	0.0
<b>WBE</b>	Portion of IBEI derived from $V_{bei}$ , (1-WBE) derived from $V_{bex}$	None	1.0
<b>WSP</b>	Portion of ICCP derived from $V_{bep}$ , (1-WBE) derived from $V_{bci}$	None	1.0
<b>XTF</b>	Coefficient of TF bias	None	0.0

	dependence		
--	------------	--	--

**Table 59: Level 9 VBIC99 BJT Model Capacitance and Charge Parameters**

Model Parameter	Description	Unit	Default
<b>AJC</b>	Base-collector capacitance smoothing factor	None	-0.5
<b>AJE</b>	Base-emitter capacitance smoothing factor	None	-0.5
<b>AJS</b>	Substrate-collector capacitance smoothing factor	None	-0.5
<b>CBCO (CBC0)</b>	Extrinsic base-collector overlap capacitance	Farad	0.0
<b>CBE0 (CBE0)</b>	Extrinsic base-emitter overlap capacitance	Farad	0.0
<b>CCSO</b>	Fixed collector-substrate capacitance	Farad	0.0
<b>CJC</b>	Base-collector intrinsic zero-bias capacitance	Farad	0.0
<b>CJCP</b>	Substrate-collector zero-bias capacitance	Farad	0.0
<b>CJE</b>	Base-emitter zero-bias capacitance	Farad	0.0
<b>CJEP</b>	Base-collector extrinsic zero-bias capacitance	Farad	0.0
<b>FC</b>	Forward bias depletion capacitance limit	None	0.9
<b>QCO (QC0)</b>	Epitaxial charge parameter	Coulomb	0.0

**Table 60: Level 9 VBIC99 BJT Model Temperature Coefficient Parameters**

Model Parameter	Description	Unit	Default
<b>TAVC</b>	Temperature exponent of AVC2	$^{\circ}\text{K}^{-1}$	0.0
<b>TNF</b>	Temperature exponent of NF	$^{\circ}\text{K}^{-1}$	0.0
<b>XII</b>	Temperature exponent of IBEI/IBCI/IBEIP/IBCIP	None	3.0
<b>XIKF</b>	Temperature exponent of IKF	None	0.0
<b>XIN</b>	Temperature exponent of IBEN/IBCN/IBENP/IBCNP	None	3.0
<b>XIS</b>	Temperature exponent of IS	None	3.0
<b>XISR</b>	Temperature exponent of ISRR	None	0.0
<b>XRBI (XRBI)</b>	Temperature exponent of RBI	None	0.0
<b>XRBP</b>	Temperature exponent of parasitic base resistance	None	0.0

<b>XRBX</b>	Temperature exponent of extrinsic base resistance	None	0.0
<b>XRC (XRCI)</b>	Temperature exponent of RCI	None	0.0
<b>XRCX</b>	Temperature exponent of extrinsic collector resistance	None	0.0
<b>XRE</b>	Temperature exponent of RE	None	0.0
<b>XRS</b>	Temperature exponent of RS	None	0.0
<b>XVO (XV0)</b>	Temperature exponent of VO	None	0.0

**Table 61: Level 9 VBIC99 BJT Model Noise Parameters**

<b>Model Parameter</b>	<b>Description</b>	<b>Unit</b>	<b>Default</b>
<b>AFN</b>	Base-emitter flicker noise exponent	None	1.0
<b>BFN</b>	Base-emitter flicker noise 1/f dependency	None	1.0
<b>KFN</b>	Base-emitter flicker noise constant	None	0.0

**Table 62: Level 9 VBIC99 BJT Model Self-Heating Parameters**

<b>Model Parameter</b>	<b>Description</b>	<b>Unit</b>	<b>Default</b>
<b>RTH</b>	Thermal resistance	°K/Ohm	0.0
<b>CTH</b>	Thermal capacitance	Joule/°K	0.0

**Table 63: Level 9 VBIC99 BJT Model Excess Phase Parameter**


<b>Model Parameter</b>	<b>Description</b>	<b>Unit</b>	<b>Default</b>
<b>TD</b>	Forward excess-phase delay time	Second	0.0

**VBIC99 BJT Model Netlist Example**

```
.MODEL bjtvbic99 NPN LEVEL=9
```



## Bipolar Transistor Instance, Philips MODELLA Model (Level 10)



### Netlist Syntax

The syntax for a level 10 Philips MODELLA model BJT instance is:

```
Qxxxx nc nb ne [ns] modelname [M=val] [DTEMP=val]
```

*nc* is the collector node, *nb* is the base node, *ne* is the emitter node, and *ns* is the substrate node of the transistor. The *modelname* is the name of a level 10 BJT model defined in a .MODEL statement.

**Table 64: Level 10 Philips MODELLA BJT Instance Parameters**

Instance Parameter	Description	Unit	Default
M (MULT)	Multiplier: simulates parallel transistors	None	1.0
DTEMP (DTA)	Difference between capacitor and circuit temperatures	°C	0

### Netlist Example

```
Q5 10 11 12 13 bjt24 DTEMP=5
```

## Level 10 Philips MODELLA BJT Model

### Netlist Form for Level 10 BJT Model

The .MODEL statement for the level 10 Philips MODELLA BJT specifies values for one or more model parameters.

`.MODELmodelname NPN LEVEL=10 [modelparameter=val] ...`

or

`.MODELmodelname PNP LEVEL=10 [modelparameter=val] ...`

**Table 65: Level 10 BJT Model Parameters**

Model Parameter	Description	Unit	Default
<b>LEVEL=10</b>	Selects level 10 Philips MODELLA BJT model	None	1
<b>AE</b>	Temperature coefficient of the resistivity of BF	None	4.48
<b>AF</b>	Flicker noise exponent	None	1.0
<b>BF</b>	Ideal forward common-emitter current gain	None	131.0
<b>BR</b>	Ideal reverse common-emitter current gain	None	25.0
<b>CJC</b>	Zero-bias collector-base depletion capacitance	Farad	3.90e-13
<b>CJE</b>	Zero-bias emitter-base depletion capacitance	Farad	6.10e-14
<b>CJS</b>	Zero-bias substrate-base depletion capacitance	Farad	1.30e-12
<b>EAFL</b>	Early voltage of the lateral forward current component at zero collector-base bias	Volt	20.50
<b>EAfv</b>	Early voltage of the vertical forward current component at zero collector-base bias	Volt	75.0
<b>EARL</b>	Early voltage of the lateral reverse current component at zero collector-base bias	Volt	13.10
<b>EARV</b>	Early voltage of the vertical reverse current component at zero collector-base bias	Volt	104.0
<b>EXPHI</b>	Excess phase shift	Radians	0.0
<b>IBF</b>	Saturation current of the non-ideal forward base current	Amp	2.60e-14
<b>IBR</b>	Saturation current of the non-ideal reverse base current	Amp	1.20e-13
<b>IK</b>	High-injection knee current	Amp	1.10e-4
<b>IS</b>	Collector-emitter saturation current	Amp	1.80e-16
<b>ISS</b>	Substrate-base saturation current	Amp	4.00e-13
<b>KF</b>	Flicker noise coefficient	None	0.00
<b>PC</b>	Collector-base grading coefficient	None	0.36
<b>PE</b>	Emitter-base grading coefficient	None	0.30


<b>PS</b>	Substrate-base grading coefficient	None	0.35
<b>RBCC</b>	Constant part of base resistance RBC	Ohm	10.00
<b>RBCV</b>	Variable part of base resistance RBC at zero bias	Ohm	10.00
<b>RBEC</b>	Constant part of base resistance RBE	Ohm	10.00
<b>RBEV</b>	Variable part of base resistance RBE at zero bias	Ohm	50.00
<b>RCEX</b>	External part of collector resistance	Ohm	5.00
<b>RCIN</b>	Internal part of collector resistance	Ohm	47.00
<b>REEX</b>	External part of emitter resistance	Ohm	27.00
<b>REIN</b>	Internal part of emitter resistance	Ohm	66.00
<b>RSB</b>	Substrate-base leakage resistance	Ohm	1.00e+15
<b>SNB</b>	Temperature coefficient of the epitaxial base electron mobility	None	2.60
<b>SNBN</b>	Temperature coefficient of buried layer electron mobility	None	0.30
<b>SPB</b>	Temperature coefficient of the epitaxial base hole mobility	None	2.853
<b>SPC</b>	Temperature coefficient of collector hole mobility	None	0.73
<b>SPE</b>	Temperature coefficient of emitter hole mobility	None	0.73
<b>SX</b>	Temperature coefficient of combined minority carrier mobilities in emitter and buried layer	None	1.00
<b>TFN</b>	Low-injection forward transit time due to charge stored in the emitter and the buried layer under the emitter	Second	2.00e-10
<b>TFVR</b>	Low-injection forward transit time due to charge stored in the epilayer under the emitter	Second	3.00e-8
<b>TLAT</b>	Low-injection forward and reverse transit time of charge stored in the epilayer between emitter and collector	Second	2.40e-9
<b>TNOM (TREF)</b>	Nominal circuit temperature	°C	25
<b>TRN</b>	Low-injection reverse transit time due to charge stored in the collector and the buried layer under the collector	Second	3.00e-9
<b>TRVR</b>	Low-injection reverse transit time due to charge stored in the epilayer under the collector	Second	1.00e-9
<b>VDC</b>	Collector-base diffusion voltage	Volt	0.57
<b>VDE</b>	Emitter-base diffusion voltage	Volt	0.52
<b>VDS</b>	Substrate-base diffusion voltage	Volt	0.52
<b>VGB</b>	Bandgap voltage of the base between emitter and collector	Volt	1.206

<b>VGCB</b>	Bandgap voltage of the collector-base depletion region	Volt	1.206
<b>VGE</b>	Bandgap voltage of the emitter	Volt	1.206
<b>VGEB</b>	Bandgap voltage of the emitter-base depletion region	Volt	1.206
<b>VGJE</b>	Bandgap voltage recombination emitter-base junction	Volt	1.123
<b>VGSB</b>	Bandgap voltage of the substrate-base depletion region	Volt	1.206
<b>VLF</b>	Cross-over voltage of non-ideal forward base current	Volt	0.54
<b>VLR</b>	Cross-over voltage of non-ideal reverse base current	Volt	0.48
<b>XCS</b>	Ratio between saturation currents of c-b-s transistor and c-b-e transistor	None	3.00
<b>XES</b>	Ratio between saturation currents of e-b-s transistor and e-b-c transistor	None	2.70e-3
<b>XHCS</b>	Fraction of substrate current of c-b-s transistor subject to high injection	None	1.00
<b>XHES</b>	Fraction of substrate current of e-b-s transistor subject to high injection	None	0.70
<b>XIFV</b>	Vertical fraction of forward current	None	0.43
<b>XIRV</b>	Vertical fraction of reverse current	None	0.43

### Netlist Example

```
.MODEL bjt34 PNP LEVEL=10 ae=4.48 af=1.0 bf=131.0 br=25.0
+ cjc=3.9e-13 cje=6.10e-14 cjs=1.3e-12 eaf1=20.5 eafv=75.0
+ earl=13.1 earv=104.0 exp1=0.0 ibf=2.6e-14 ibr=1.2e-13
+ ik=1.1e-4 is=1.8e-16 iss=4.0e-13 kf=0.0 pc=0.36 pe=0.30
+ ps=0.35 rbcc=10.0 rbcv=10.0 rbec=10.0 rbev=50.0 rcex=5.0
+ rcin=47.0 reex=27.0 rein=66.0 rsb=1e15 snb=2.60 snbn=0.30
+ spb=2.853 spc=0.73 spe=0.73 sx=1.0 tfn=2e-10 tfvr=3e-8
+ tlat=2.4e-9 trn=3e-9 trvr=1e-9 vdc=0.57 vde=0.52 vds=0.52
+ vgcb=1.206 vge=1.206 vgeb=1.206 vgje=1.123 vgsb=1.206
+ vlf=0.54 vlr=0.48 xcs=3.0 xes=2.7e-3 xhcs=1.0 xhes=0.70
+ xivf=0.43 xirv=0.43
```

## Bipolar Transistor Instance, UCSD HBT Model (Level 11)



### Level 11 HBT Instance Netlist Syntax

The syntax for a level 11 UCSD model heterojunction bipolar transistor (HBT) instance is:

```
Qxxxx nc nb ne [ns] [nt] modelname
```

```
[AREA=val] [M=val] [TNOM=val] [DTEMP=val] [TNODEOUT]
```

*nc* is the collector node, *nb* is the base node, *ne* is the emitter node, *ns* is the substrate node, and *nt* is the self-heating node of the transistor. The *modelname* is the name of a level 11 BJT model defined in a .MODEL statement elsewhere in the netlist. The **TNODEOUT** flag indicates that node *nt* is present but node *ns* is not present.

**Table 66: Level 11 UCSD HBT Instance Parameters**

Instance Parameter	Description	Unit	Default
<b>AREA</b>	Emitter area factor for currents, resistances, and capacitances	None	1.0
<b>M</b>	Multiplier: simulates parallel transistors	None	1
<b>TNODEOUT</b>	Flag to indicate that node <i>nt</i> is present but node <i>ns</i> is not present	None	None
<b>TNOM</b>	Circuit temperature	°C	27
<b>DTEMP</b>	Difference between capacitor and circuit temperatures	°C	0

### Level 11 BJT Instance Netlist Example

```
Q15 3 4 5 6 bjthbt11 DTEMP=5
```

## Level 11 UCSD HBT Model

### Netlist Form for Level 11 HBT Model

The .MODEL statement for the level 11 UCSD HBT specifies values for one or more model parameters.

```
.MODELmodelname NPN LEVEL=11 [modelparameter=val] ...
```

or

```
.MODELmodelname PNP LEVEL=11 [modelparameter=val] ...
```

**Table 67: Level 11 UCSD HBT Model Parameters**

Model Parameter	Description	Unit	Default
<b>LEVEL</b>	11 is required to select the Level 11 HBT model	None	1 (default if LEVEL parameter is omitted)
<b>AFN</b>	Base-emitter flicker noise current exponent	None	1
<b>BF</b>	Forward ideal current gain	None	10000
<b>BFN</b>	Base-emitter flicker noise frequency exponent	None	1
<b>BKDN</b>	Flag to include base-collector breakdown	None	0
<b>BR</b>	Reverse ideal current gain	None	10000
<b>BVC</b>	Collector-base breakdown voltage BVcbo	Volt	1000
<b>CCMIN</b>	Minimum value of intrinsic base-collector junction capacitance (Cj)	Farad	0.0
<b>CEMIN</b>	Minimum base-emitter capacitance	Farad	0
<b>CJC</b>	Intrinsic base-collector depletion capacitance as zero bias	Farad	0
<b>CJCX</b>	Extrinsic base-collector depletion capacitance as zero bias	Farad	0
<b>CJE</b>	Base-emitter depletion capacitance as zero bias	Farad	0
<b>CJS</b>	Collector-substrate depletion capacitance at zero bias	Farad	0.0

<b>CTH</b>	Thermal capacitance of device	°C/Joule	0
<b>CXMIN</b>	Minimum value of extrinsic base-collector junction capacitance (Cj)	Farad	0.0
<b>DTMAX</b>	Maximum expected temperature rise above heat sink	°C	1000
<b>EAA</b>	Activation energy for ISE temperature dependence	Volt	0.0
<b>EAB</b>	Activation energy for ISC temperature dependence	Volt	0.0
<b>EAC</b>	Activation energy for ISB temperature dependence	Volt	0.0
<b>EAE</b>	Activation energy for ISA temperature dependence	Volt	0.0
<b>EAX</b>	Activation energy for ISEX temperature dependence	Volt	0.0
<b>EG</b>	Activation energy for IS temperature dependence	Volt	1.5
<b>FA</b>	Factor for specification of avalanche voltage	None	0.9
<b>FC</b>	Factor for start of high-bias base-collector junction capacitance (Cj) approximation	None	0.8
<b>FCE</b>	Factor for start of high-bias base-emitter junction capacitance (Cj) approximation	None	0.8
<b>FEX</b>	Factor to determine excess phase	None	0.0
<b>ICRIT0</b>	Critical current for intrinsic junction capacitance (Cj) variation	Amp	1.0e+3
<b>ICS</b>	Saturation value for collector-substrate current	Amp	1.0e-30
<b>IK</b>	Knee current for DC high-injection effect	Amp	1.0e+10
<b>IKRK</b>	Characteristic current for Kirk effect	Amp	1.0e3
<b>IS</b>	Saturation value for forward collector current	Amp	1.0e-25
<b>ISA</b>	Collector current emitter-base barrier limiting current	Amp	1.0e+10
<b>ISB</b>	Collector current base-collector barrier limiting current	Amp	1.0e+10
<b>ISC</b>	Saturation value for intrinsic base-collector junction current	Amp	1.0e-30
<b>ISCX</b>	Saturation value for extrinsic base-collector	Amp	1.0e-30

	junction current		
<b>ISE</b>	Saturation value for non-ideal forward base current	Amp	1.0e-30
<b>ISEX</b>	Saturation value for emitter leakage diode	Amp	1.0e-30
<b>ITC</b>	Characteristic current for TFC	Amp	0.0
<b>ITC2</b>	Characteristic current for TFC	Amp	0.0
<b>KFN</b>	Base-emitter flicker noise constant	None	0.0
<b>MJC</b>	Exponent for voltage variation of intrinsic base-collector junction capacitance (Cj)	None	0.33
<b>MJCX</b>	Exponent for voltage variation of extrinsic base-collector junction capacitance (Cj)	None	0.33
<b>MJE</b>	Exponent for voltage variation of base-emitter junction capacitance (Cj)	None	0.5
<b>MJS</b>	Exponent for voltage variation of intrinsic collector-substrate junction capacitance (Cj)	None	0.5
<b>NA</b>	Collector current emitter-base barrier ideality factor	None	2
<b>NB</b>	Collector current base-collector barrier ideality factor	None	2
<b>NBC</b>	Exponent for base-collector multiplication factor vs voltage	None	8
<b>NC</b>	Ideality factor for intrinsic base-collector junction current	None	2
<b>NCS</b>	Ideality factor for collector-substrate current	None	2
<b>NCX</b>	Ideality factor for extrinsic base-collector junction current	None	2
<b>NE</b>	Ideality factor for non-ideal forward base current	None	2
<b>NEX</b>	Ideality factor for emitter leakage diode	None	2
<b>NF</b>	Ideality factor for forward collector current	None	1.0
<b>NR</b>	Ideality factor for reverse collector current	None	1.0
<b>RBI</b>	Intrinsic base resistance	Ohm	0
<b>RBX</b>	Extrinsic base resistance	Ohm	0
<b>RCI</b>	Intrinsic collector resistance	Ohm	0
<b>RCX</b>	Extrinsic collector resistance	Ohm	0
<b>RE</b>	Emitter resistance	Ohm	0




<b>REX</b>	Extrinsic emitter leakage diode series resistance	Ohm	0
<b>RTH</b>	Thermal resistance from device to thermal ground	°C/Watt	0.0
<b>SELFT</b>	Flag to enable self-heating effect calculations (0 = disable self-heating, 1 = enable self-heating)	None	0
<b>TBCXS</b>	Excess base-collector heterojunction transit time	Second	0
<b>TBEXS</b>	Excess base-emitter heterojunction transit time	Second	0
<b>TFB</b>	Base forward transit time	Second	0
<b>TFC0</b>	Collector forward transit time	Second	0
<b>TKRK</b>	Forward transit time for Kirk effect	Second	0.0
<b>TNC</b>	NC temperature dependence coefficient	None	0.0
<b>TNE</b>	NE temperature dependence coefficient	None	0.0
<b>TNEX</b>	NEX temperature dependence coefficient	None	0.0
<b>TNOM (TREF)</b>	Reference temperature	°C	27
<b>TR</b>	Reverse charge storage time, intrinsic base-collector diode	Second	0.0
<b>TRX</b>	Reverse charge storage time, extrinsic base-collector diode	Second	0.0
<b>TVJC</b>	VJC temperature dependence coefficient	Volt/°C	0.0
<b>TVJCX</b>	VJCX temperature dependence coefficient	Volt/°C	0.0
<b>TVJE</b>	VJE temperature dependence coefficient	Volt/°C	0.0
<b>TVJS</b>	VJS temperature dependence coefficient	Volt/°C	0.0
<b>VAF</b>	Forward early voltage	Volt	1000
<b>VAR</b>	Reverse early voltage	Volt	1000
<b>VJC</b>	Intrinsic base-collector diode built-in potential for junction capacitance (Cj) estimation	Volt	1.4
<b>VJCX</b>	Extrinsic base-collector diode built-in potential for junction capacitance (Cj) estimation	Volt	1.4
<b>VJE</b>	Base-emitter diode built-in potential for junction capacitance (Cj) estimation	Volt	1.6
<b>VJS</b>	Intrinsic collector-substrate diode built-in potential for junction capacitance (Cj) estimation	Volt	1.4

<b>VKRK</b>	Characteristic voltage for Kirk effect	Volt	1.0e3
<b>VTC</b>	Characteristic voltage for TFC	Volt	1.0e3
<b>XCJC</b>	Factor for partitioning extrinsic base-collector junction capacitance (Cj)	None	1.0
<b>XRFB</b>	RB temperature dependence exponent	None	0
<b>XRC</b>	RC temperature dependence exponent	None	0
<b>XRE</b>	RE temperature dependence exponent	None	0
<b>XREX</b>	REX temperature dependence exponent	None	0
<b>XRT</b>	Temperature exponent of RTH	None	0.0
<b>XTB</b>	Beta temperature dependence exponent	None	2
<b>XTI</b>	IS temperature dependence exponent	None	2
<b>XTIKRK</b>	IKRK temperature dependence exponent	None	0
<b>XTITC</b>	ITC temperature dependence exponent	None	0
<b>XTITC2</b>	ITC2 temperature dependence exponent	None	0
<b>XTTF</b>	TF temperature dependence exponent	None	0
<b>XTTKRK</b>	TKRK temperature dependence exponent	None	0
<b>XTVKRK</b>	VKRK temperature dependence exponent	None	0

### Level 11 BJT Model Netlist Example

```
.MODEL bjthbt11 PNP LEVEL=11
```

## Bipolar Transistor Instance, HiCUM L0 Model (Level 13)



## Netlist Syntax

The syntax for a level 13 HiCUM L0 model BJT instance is:

```
Qxxxx nc nb ne [ns] [nt] modelname [AREA=val]
[M=val] [DTEMP=val] [TNODEOUT]
```

*nc* is the collector node, *nb* is the base node, *ne* is the emitter node, *ns* is the substrate node, and *nt* is the self-heating node of the transistor. The *modelname* is the name of a level 8 BJT model defined in a .MODEL statement elsewhere in the netlist. The **TNODEOUT** flag indicates that node *nt* is present but node *ns* is not present.

**Table 68: Level 13 HiCUM BJT Instance Parameters**

Instance Parameter	Description	Unit	Default
<b>AREA</b>	Emitter area factor for currents, resistances, and capacitances	None	1.0
<b>M</b>	Multiplier: simulates parallel transistors	None	1
<b>TNOM</b>	Circuit temperature	°C	27
<b>DTEMP</b>	Difference between capacitor and circuit temperatures	°C	0
<b>TNODEOUT</b>	Flag to indicate that node <i>nt</i> is present but node <i>ns</i> is not present	None	None

## Netlist Example

```
Q21 22 33 44 bjth13 DTEMP=5
```

## Level 13 HiCUM L0 BJT Model

### Netlist Form for Level 13 BJT Model

The .MODEL statement for the level 13 HiCUM L0 BJT specifies values for one or more model parameters.

```
.MODELmodelname NPN LEVEL=13 [modelparameter=val] ...
```

or

```
.MODELmodelname PNP LEVEL=13 [modelparameter=val] ...
```

**Table 69: Level 13 BJT Model Basic Parameters**

Model	Description	Unit	Default
-------	-------------	------	---------

Parameter			
<b>LEVEL=13</b>	Selects level 13 HiCUM L0 BJT model	None	1
<b>MCF</b>	Base-collector depletion charge weighting factor for Qjci in HBTs		1.0
<b>CJCI0</b>	Internal base-collector zero-bias depletion capacitance	Farad	1e-20
<b>VDCI</b>	Internal base-collector built-in potential	Volt	0.7
<b>ZCI</b>	Internal base-collector grading coefficient		0.333
<b>VPTCI</b>	Internal base-collector punch-through voltage	Volt	100.0
<b>T0</b>	Low-current forward transit time at Vbc=0	Second	0.0
<b>DT0H</b>	Time constant for base and base-collector space charge layer width modulation	Second	0.0
<b>TBVL</b>	Time constant for modelling carrier jam at low Vce	Second	0.0
<b>TEF0</b>	Neutral emitter storage time	Second	0.0
<b>GTE</b>	Exponent factor for current dependence of TEF0		1.0
<b>THCS</b>	Saturation time constant at high current densities	Second	0.0
<b>AHC</b>	Smoothing factor for current dependence of base-collector transit time		0.1
<b>RCI0</b>	Internal collector resistance at low electric field	Ohm	150.0
<b>VLIM</b>	Voltage separating ohmic and saturation velocity regime	Volt	0.5
<b>VPT</b>	Collector punch-through voltage	Volt	100.0
<b>VCES</b>	Internal collector-emitter saturation voltage	Volt	0.1
<b>TR</b>	Storage time for inverse operation	Second	0.0
<b>RBI0</b>	Zero-bias internal base resistance	Ohm	0.0
<b>FGEO</b>	Factor for geometry dependence of emitter current crowding		0.656
<b>CJCX0</b>	External base-collector zero-bias depletion capacitance	Farad	1e-20
<b>VDCX</b>	External base-collector built-in potential	Volt	0.7
<b>ZCX</b>	External base-collector grading coefficient		0.333
<b>VPTCX</b>	External base-collector punch-through voltage	Volt	100.0
<b>FBC</b>	Partitioning factor for external base-collector capacitance		1.0

<b>RBX</b>	External base series resistance	Ohm	0.0
<b>RE</b>	Emitter series resistance	Ohm	0.0
<b>RCX</b>	External collector series resistance	Ohm	0.0
<b>ISCS</b>	Saturation current of collector-substrate diode	Ampere	0.0
<b>MSC</b>	Ideality factor of collector substrate diode current		1.0
<b>CJS0</b>	Collector-substrate zero-bias depletion capacitance	Farad	1.0e-20
<b>VDS</b>	Collector-substrate built-in potential	Volt	0.3
<b>ZS</b>	Collector-substrate grading coefficient		0.3
<b>VPTS</b>	Collector-substrate punch-through voltage	Volt	100.0
<b>KF</b>	Flicker noise coefficient		0.0
<b>AF</b>	Flicker noise exponent factor		2.0
<b>VGB</b>	Band-gap voltage extrapolated to 0°K	Volt	1.2
<b>ALTO</b>	First-order relative temperature coefficient of parameter T0	1/°K	0.0
<b>KTO</b>	Second-order relative temperature coefficient of parameter T0	1/°K <sup>2</sup>	0.0
<b>ZETACI</b>	Temperature coefficient for RCIO		0.0
<b>ALVS</b>	Relative temperature coefficient of saturation drift velocity	1/°K	0.0
<b>ALCES</b>	Relative temperature coefficient of VCES	1/°K	0.0
<b>ZETARBI</b>	Temperature exponent of internal base resistance		0.0
<b>ZETARBX</b>	Temperature exponent of external base resistance		0.0
<b>ZETARCX</b>	Temperature exponent of external collector resistance		0.0
<b>ZETARE</b>	Temperature exponent of emitter resistance		0.0
<b>ALKAV</b>	Relative temperature coefficient for avalanche breakdown KAVL	1/°K	0.0
<b>ALEAV</b>	Relative temperature coefficient for avalanche breakdown EAVL	1/°K	0.0
<b>TNOM</b>	Temperature at which parameters are specified	°C	27.0
<b>RTH</b>	Thermal resistance	°K/Watt	0.0
<b>CTH</b>	Thermal capacitance	Watt-second/°K	0.0
<b>MINR</b>	Minimum resistance	Ohm	0.001

<b>IS</b>	Ideal saturation current	Ampere	1.0e-16
<b>MCR</b>	Non-ideality coefficient of forward collector current		1.0
<b>VEF</b>	Forward Early voltage (normalization voltage)	Volt	
<b>IQF</b>	Forward DC high-injection roll-off current	Ampere	
<b>IQR</b>	Inverse DC high-injection roll-off current	Ampere	
<b>IQFH</b>	High-injection correction current	Ampere	
<b>TFH</b>	High-injection correction factor		
<b>IBES</b>	Base-emitter saturation current	Ampere	1.0e-18
<b>MBE</b>	Base-emitter non-ideality factor		1.0
<b>IRES</b>	Base-emitter recombination saturation current	Ampere	0.0
<b>MRE</b>	Base-emitter recombination non-ideality factor		2.0
<b>IBCS</b>	Base-collector saturation current	Ampere	0.0
<b>MBC</b>	Base-collector non-ideality factor		1.0
<b>CJE0</b>	Zero-bias base-emitter depletion capacitance	Farad	1.0e-20
<b>VDE</b>	Base-emitter built-in voltage	Volt	0.9
<b>ZE</b>	Base-emitter exponent factor		0.5
<b>AJE</b>	Ratio of maximum to zero-bias value		2.5
<b>VR0E</b>	Forward Early voltage (normalization voltage)	Volt	2.5
<b>VROC</b>	Forward Early voltage (normalization voltage)	Volt	
<b>CBCPAR</b>	Collector-base isolation (overlap) capacitance	Farad	0.0
<b>CBEPAR</b>	Emitter-base oxide capacitance	Farad	0.0
<b>EAVL</b>	Exponent factor for collector-base avalanche effect		0.0
<b>KAVL</b>	Prefactor for collector-base avalanche effect		0.0
<b>VGE</b>	Effective emitter bandgap voltage	Volt	1.17
<b>VGC</b>	Effective collector bandgap voltage	Volt	1.17
<b>VGS</b>	Effective substrate bandgap voltage	Volt	1.17
<b>F1VG</b>	Coefficient K1 in temperature-dependent bandgap equation		-1.02377e-4
<b>F2VG</b>	Coefficient K2 in temperature-dependent bandgap equation		4.3215e-4
<b>ZETACT</b>	Exponent coefficient in transfer current temperature dependence		3.0
<b>ZETABET</b>	Exponent coefficient in Base-emitter junction current		3.5

---

	temperature dependence		
<b>ITSS</b>	Substrate transistor transfer saturation current	Ampere	0.0
<b>MSF</b>	Substrate transistor transfer current non-ideality factor		1.0
<b>FLSH</b>	Flag for self-heating	None	0.0





## 3 - Capacitors

This topic describes the following capacitors:

"Capacitor" below

"Capacitor Device" on the next page

"Capacitor Device Model" on page 3-4

"Capacitor, Polynomial" on page 3-5

"Polynomial Capacitor Model" on page 3-5

"Capacitor with Q Factor" on page 3-6

"Chip Capacitor, Dissipation Factor" on page 3-7

"Chip Capacitor, Q Factor" on page 3-8

"Chip Capacitor, ESR" on page 3-9


"Capacitor, Expression-Based (Netlist Only)" on page 3-10

"Expression-Based Capacitor Model (Netlist Only)" on page 3-12

"Capacitor, Frequency-Dependent (Netlist Only)" on page 3-12

"Capacitor Model, Frequency-Dependent (Netlist Only)" on page 3-14

### Capacitor



This basic capacitor is available in the **Electronics Desktop** Schematic Editor. The basic capacitor has only the capacitance (**C**) parameter, and does not have a corresponding capacitor model. Netlist versions should use the "[Capacitor Device](#)" on the next page instance.

The syntax for the basic capacitor instance is:

```
Cxxxx n1 n2 [[C=]val]
```

$n1$  is the positive node and  $n2$  is the negative node of the capacitor. The capacitance defaults to  $1e-12$  Farads.


An expression can be used for the capacitance value. In a netlist, the Nexxim expression parser handles the expression. See *Names, Number, Constructs, and Expressions* in the Circuit Design Technical Notes for information on expressions in Nexxim. From the component Properties window in AED, an internal parser handles the expression. See *Displaying and Editing Component Properties* in the **Schematic Editor** topic for information on expressions in the Property window.

In a Nexxim netlist, the expression for capacitance can include the special token 'HERTZ' denoting the operating frequency. When this token is detected, Nexxim uses the "[Capacitor, Frequency-Dependent \(Netlist Only\)](#)" on page 3-12 rather than the simple capacitor. From the component Property window, use the special token 'f' (or 'F') to designate the frequency. When the **Electronics Desktop** internal parser sees 'f' or 'F' in the expression, it converts the token to 'HERTZ' and passes the expression to the netlist where it is handled by the Nexxim expression parser, and Nexxim uses the frequency-dependent capacitor definition.

### Capacitor Netlist Example

```
C1 1 2
```

## Capacitor Device



### Capacitor Device Instance Netlist Syntax

The syntax for a capacitor device instance is:

```
Cxxxx n1 n2 [modelname] [[C=]val] [[TC1=]val] [[TC2=]val]  
[M=val] [L=val] [W=val] [DTEMP=val]  
[SCALE=val] [IC=val] [Rser=val] [Lser=val]  
[Rpar=val] [Cpar=val] [RLshunt=val]
```

$n1$  is the positive node and  $n2$  is the negative node of the capacitor. The current is assumed to flow from  $n1$  through the capacitor to  $n2$ . The *modelname* is the name of a .MODEL statement associated with the instance.

In the syntax above, both *modelName* and the capacitance value are shown as optional, but at least one of the two must be supplied. The label **C=** is optional, but the presence or absence of the **C=** label affects the interpretation of other unlabeled entries in the statement. The first unlabeled value after a *modelName* is taken to be the capacitance value.

**Note:**

treating the branch as an open circuit, and a warning is issued.

The syntax above shows the labels **TC1=** and **TC2=** as optional, but this option depends on the presence or absence of the capacitance value, labeled or unlabeled.

- When the *modelName* is present without a capacitance value, the label **TC1=** or **TC2=** must be used.
- When both *modelName* and the capacitance value are present but the capacitance value does not have the **C=** label, the next two unlabeled values are taken to be **TC1**, then **TC2**. To specify a value for **TC2**, either a value for **TC1** must be given as well, or the label **TC2=** must be used.
- When the capacitance value is present with the **C=** label, the labels **TC1=** and **TC2=** are required.

All instance parameters except **C** and **IC** can also be entered as model parameters. When a parameter has both an instance value and a model value, the instance value prevails.

**Table 68: Capacitor Instance Parameters**

Instance Parameter	Description	Unit	Default
<b>C</b>	Capacitance	Farad	Calculated from geometry or set to CAP (model parameter)
<b>DTEMP</b>	Difference between capacitor and circuit temperatures	Celsius	0.0
<b>IC</b>	Initial voltage across capacitor	Volt	None
<b>L</b>	Capacitor length	Meter	0.0
<b>M</b>	Multiplier to simulate parallel capacitors	None	1.0
<b>SCALE</b>	Scale factor	None	1.0
<b>TC1</b>	1st-order temperature coefficient	$^{\circ}\text{K}^{-1}$	0.0
<b>TC2</b>	2nd-order temperature coefficient	$^{\circ}\text{K}^{-2}$	0.0

<b>W</b>	Capacitor width	Meter	0.0
<b>Rser</b>	Series resistance	Ohm	0.0
<b>Lser</b>	Series inductance	Henry	0.0
<b>Rpar</b>	Parallel resistance. For power electronics simulations where PSPICE import is used, a default <b>Rpar</b> is used if a value is not provided.	Ohm	$1/(G_{\text{farad}} * \mathbf{C})$
<b>Cpar</b>	Parallel capacitance	Farad	0.0
<b>RLshunt</b>	Parallel resistance of Lser	Ohm	Calculated from geometry

### Capacitor Device Netlist Example

```
C1 3 4 C=5PF
```

```
C2 5 6 C=5PF TC1=0.01
```

## Capacitor Device Model

The .MODEL statement for the capacitor device specifies values for one or more model parameters.

```
.MODEL modelname C [modelparameter=val] ...
```

**Table 69: Capacitor Model Parameters**


Model Parameter	Description	Unit	Default
<b>CAP</b>	Default capacitance value	Farad	0.0
<b>CAPSW</b>	Sidewall fringing capacitance	Farad/Meter	0.0
<b>COX</b>	Bottomwall capacitance	Farad/Meter <sup>2</sup>	0.0
<b>DEL</b>	Difference between actual dimensions (length and width) and drawn dimensions	Meter	0.0
<b>DI</b>	Relative dielectric constant	None	0.0
<b>SCALM</b>	Model parameter scaling factor	None	1.0
<b>SHRINK</b>	Reduction scale factor	None	1.0
<b>THICK</b>	Dielectric insulator thickness	Meter	0.0

<b>TNOM</b>	Nominal device temperature	°C	25.0
-------------	----------------------------	----	------

### Capacitor Model Netlist Example

```
C5 7 8 MYCAP 2PF
.MODEL MYCAP C TC1=0.02 TC2=0.005 TNOM=27
```

## Capacitor, Polynomial



For the polynomial capacitor, the capacitance is defined by a polynomial function of the voltage across it.

### Polynomial Capacitor Netlist Syntax

The format for a polynomial-based capacitor is:

```
Cxxxx n1 n2 [modelName] POLY c0 c1 ...
[instance_parameter=val] ...
```

The **POLY** keyword is required for this type of capacitor syntax. The entries  $c0$ ,  $c1$ , ... are the polynomial coefficients of the capacitance given by  $C = c0 + c1*v + c2*v^2 \dots$ , where  $v$  is the voltage difference across the capacitor.

The instance parameters for the polynomial capacitor are the same as for the expression-based capacitor, except for the **CTYPE** parameter, which is specific to the expression-based capacitor.

### Polynomial Capacitor Netlist Example

```
C5 9 10 POLY MYCAPP 1.5 1.0 0.5
```

## Polynomial Capacitor Model

The **.MODEL** statement syntax for the polynomial capacitor specifies values for one or more model parameters.

```
.MODEL modelname C [modelparameter=val] ...
```


**Table 70: Polynomial Capacitor Model Parameters**

Instance Parameter	Description	Unit	Default
TC1	1st-order temperature coefficient	°K <sup>-1</sup>	0.0
TC2	2nd-order temperature coefficient	°K <sup>-2</sup>	0.0
TNOM	Nominal temperature	°C	25

### Polynomial Capacitor Model Netlist Example

```
.MODEL MYCAPP C TC1=0.02 TC2=0.005 TNOM=27
```

## Capacitor with Q Factor



### Capacitor with Q Factor Instance Netlist Syntax

The syntax for a capacitor with Q factor instance is:

```
Axxxx n1 n2 [C=val] [Q=val] [EXP=val] [F=val]  
[DTEMP=val] [TC1=val] [TC2=val] [M=val] COMPONENT=capacitor_q
```

*n1* is the positive node and *n2* is the negative node of the capacitor. The current is assumed to flow from *n1* through the capacitor to *n2*. The **COMPONENT=capacitor\_q** entry identifies the component as a capacitor with Q factor.

**Table 71: Capacitor with Q Factor Instance Parameters**

Instance Parameter	Description	Unit	Default
C	Capacitance	Farad	1.0e-11
DTEMP	Difference between capacitor and circuit temperatures	Celsius	0.0

<b>EXP</b>	Q exponent. Must be positive ( $\geq 0$ )	None	0.5
<b>F</b>	Reference frequency at which Q is specified	Hertz	1.0e9
<b>M</b>	Multiplier to simulate parallel capacitors	None	1.0
<b>Q</b>	Quality factor at reference frequency	None	300.0
<b>TC1</b>	1st-order temperature coefficient	$^{\circ}\text{K}^{-1}$	0.0
<b>TC2</b>	2nd-order temperature coefficient	$^{\circ}\text{K}^{-2}$	0.0

### Capacitor with Q Factor Netlist Example

```
A12 3 4 C=5e-12 Q=240 F=2e9 COMPONENT=capacitor_q
```

### Technical Notes

The frequency-dependent Q Factor is calculated by:

$$Q(f) = Q(f_{ref}) \left( \frac{f_{ref}}{f} \right)^{EXP}$$


Where  $f_{ref}$  is the reference frequency given by instance parameter **F**,  $Q(f_{ref})$  is the Q factor at the reference frequency given by instance parameter **Q**, and the exponent **EXP** is the instance parameter **EXP**. **EXP**=0 results in constant Q. **EXP**=1 results in constant resistance. Calculation of S-parameters with **EXP**=0 has been made analytically causal. For other values of **EXP** ( $>0$ ), Nexxim does not guarantee causality.

The temperature-dependent effective capacitance is calculated by:

$$C_{eff} = C \times M \times (1.0 + TC1 \times DTEMP + TC2 \times DTEMP^2)$$

Where **C**, **M**, **TC1**, **TC2**, and **DTEMP** are the instance parameters.

## Chip Capacitor, Dissipation Factor



## Netlist Syntax

The syntax for a chip capacitor with dissipation factor is:

```
Axxxx n1 n2 [C=val] [FRES=val] [DF=val] [FDF=val] [F=val]
[TEMP=val] [TC=val] COMPONENT=chipcapd
```

*n1* is the positive node and *n2* is the negative node of the capacitor. The current is assumed to flow from *n1* through the capacitor to *n2*. The **COMPONENT=chipcapd** entry identifies the component as a chip capacitor with dissipation factor (DF).


**Table 72: Chip Capacitor with DF Factor Instance Parameters**

Instance Parameter	Description	Unit	Default
<b>C</b>	Chip capacitance	Farad	1.0e-12
<b>TEMP</b>	Device temperature	Celsius	25.0
<b>FDF</b>	Reference frequency at which DF is specified	Hertz	1.0e9
<b>FRES</b>	Self-resonant frequency	Hertz	1.0e9
<b>DF</b>	Dissipation factor at reference frequency	None	0.0
<b>TC</b>	Temperature coefficient	Celsius	0.0

## Chip Capacitor, Dissipation Factor Netlist Example

```
A12 3 4 C=5e-12 DF=0.1 FDF=2e9 COMPONENT=chipcapd
```

## Chip Capacitor, Q Factor



## Netlist Syntax

The syntax for a chip capacitor with Q factor is:

```
Axxxx n1 n2 [C=val] [FRES=val] [Q=val] [FDF=val] [F=val]
[TEMP=val] [TC=val] COMPONENT=chipcapq
```



$n1$  is the positive node and  $n2$  is the negative node of the capacitor. The current is assumed to flow from  $n1$  through the capacitor to  $n2$ . The **COMPONENT=chipcapq** entry identifies the component as a capacitor with Q factor.


**Table 73: Chip Capacitor with Q Factor Instance Parameters**

Instance Parameter	Description	Unit	Default
<b>C</b>	Chip capacitance	Farad	1.0e-12
<b>TEMP</b>	Device temperature	Celsius	25.0
<b>FQ</b>	Reference frequency at which DF is specified	Hertz	1.0e9
<b>FRES</b>	Self-resonant frequency	Hertz	1.0e9
<b>Q</b>	Quality factor at reference frequency	None	300
<b>TC</b>	Temperature coefficient	Celsius	0.0

### Chip Capacitor, Q Factor Netlist Example

```
A12 3 4 C=5e-12 Q=100 FDF=2e9 COMPONENT=chipcapq
```

### Chip Capacitor, ESR



### Netlist Syntax

The syntax for a chip capacitor with ESR is:

```
Axxxx n1 n2 [C=val] [FRES=val] [ESR=val] [FDF=val] [F=val]
[TEMP=val] [TC=val] COMPONENT=chipcapr
```

$n1$  is the positive node and  $n2$  is the negative node of the capacitor. The current is assumed to flow from  $n1$  through the capacitor to  $n2$ . The **COMPONENT=chipcapr** entry identifies the component as a chip capacitor with ESR.

**Table 74: Chip Capacitor with ESR Instance Parameters**

Instance Parameter	Description	Unit	Default
--------------------	-------------	------	---------

<b>C</b>	Chip capacitance	Farad	1.0e-12
<b>TEMP</b>	Device temperature	Celsius	25.0
<b>FESR</b>	Reference frequency at which ESR is specified	Hertz	1.0e9
<b>FRES</b>	Self-resonant frequency	Hertz	1.0e9
<b>ESR</b>	Effective series resistance at reference frequency	Ohm	0
<b>TC</b>	Temperature coefficient	Celsius	0.0


### Chip Capacitor, ESR Netlist Example

```
A12 3 4 C=5e-12 ESR=50 FESR=2e9 COMPONENT=chipcapr
```

### Notes

1. This chip capacitor employs an internal model that is noncausal. The noncausal model can lead to fitting problems during transient analysis.

## Capacitor, Expression-Based (Netlist Only)



For the expression-based capacitor, the charge is defined by an expression.

### Expression-Based Capacitor Netlist Syntax

The equation-based capacitor has the format:

```
Cxxx n1 n2 [modelName] Q= 'expression' [CTYPE=val]
[instance_parameter=val] ...
```

The *expression* (enclosed in single quotes) defines the capacitor charge  $Q$  as a function of voltages in the circuit. The equivalent capacitance is then obtained using the differential equation:

$$C = \frac{dQ}{dV}$$

The capacitance calculation is controlled by the **CTYPE** parameter. If Q is a function only of its terminal voltages  $V(n1, n2)$ , set **CTYPE** =0 (the default). Otherwise, set **CTYPE** =1.

**Note:** The expression-based capacitor and its corresponding model are available for use in netlists, but are not supported in the Components window of the **Electronics Desktop Schematic Editor**.

An alternative syntax is accepted:

```
Cxxx n1 n2 [modelname] [C=]'expression' [CTYPE=val]
[instance_parameter=val] ...
```

Specifying the capacitance directly in the expression can lead to formulations that do not conserve charge, especially if the relationship between capacitance and voltage is nonlinear.

**Note:** If a capacitance expression contains a voltage dependency, and the expression is not in the form  $Q = 'expression'$ , Nexxim issues the following warning: capacitance based expression worsens convergence. Replace with charge based expression if possible.

**Table 75: Expression-Based Capacitor Instance Parameters**

Instance Parameter	Description	Unit	Default
<b>CTYPE</b>	0: Charge is a function of terminal voltages only 1: Charge is a function of one or more voltages other than the terminal voltages	None	0
<b>DTEMP</b>	Difference between capacitor and circuit temperatures	Celsius	0.0
<b>M</b>	Multiplier to simulate parallel capacitors	None	1.0
<b>SCALE</b>	Scale factor	None	1.0
<b>TC1</b>	1st-order temperature coefficient	$^{\circ}\text{K}^{-1}$	0.0
<b>TC2</b>	2nd-order temperature coefficient	$^{\circ}\text{K}^{-2}$	0.0

### Expression-Based Capacitor Netlist Example

```
C21 54 55 Q='cos(V(54,55))' CTYPE=0
```

The example above calculates the capacitance as the derivative of the Q-expression with respect to  $V(54,55)$ .

## Expression-Based Capacitor Model (Netlist Only)

The .MODEL statement syntax for the expression-based capacitor specifies values for one or more model parameters.

```
.MODEL modelname C [modelparameter=val] ...
```

**Table 76: Expression-Based Capacitor Model Parameters**


Instance Parameter	Description	Unit	Default
TC1	1st-order temperature coefficient	$^{\circ}\text{K}^{-1}$	0.0
TC2	2nd-order temperature coefficient	$^{\circ}\text{K}^{-2}$	0.0
TNOM	Nominal temperature	$^{\circ}\text{C}$	25

**Note:** The expression-based capacitor and its corresponding model are available for use in netlists, but are not supported in the Components window of the **Electronics Desktop Schematic Editor**.

### Expression-Based Capacitor Model Netlist Example

```
.MODEL MYCAPEX C TC1=0.02 TC2=0.005 TNOM=27
```

## Capacitor, Frequency-Dependent (Netlist Only)



Instead of the standard capacitor syntax with a specified capacitance value, define the capacitance by an expression involving the frequency, using the syntax given in this topic.

**Note:** The frequency-dependent capacitor is available for use in netlists.

The frequency-dependent capacitor is supported only for frequency-domain analyses such as AC and LNA. To run a time-domain analysis such as TRAN on a circuit including a frequency-dependent capacitor, set the **TRAN\_EVAL\_FREQ** parameter to a constant frequency value.

### Frequency-Dependent Capacitor Instance Netlist Syntax

The general form for a frequency-dependent capacitor instance is:

```
Cxxxx n1 n2 [modelname] [C='freq_dependent_expr'
[M=val] [DTEMP=val] [TRAN_EVAL_FREQ=val]
```

*n1* is the positive node and *n2* is the negative node of the capacitor. The current is assumed to flow from *n1* through the capacitor to *n2*. If a model statement is provided for the capacitor, the *modelname* is its name. The *modelname* is identified by matching it to the **.MODEL** statements in the netlist.

The frequency-dependent expression should be enclosed in single quotation marks. The token **HERTZ** can be used in the expression to indicate the frequency as supplied by the analysis. The circuit frequency is available to the model each time the model equations are evaluated. The label **C=** is optional. The first unlabeled value after a *modelname* is taken to be the capacitance.

The frequency-dependent capacitance expression is evaluated by the Nexxim expression parser, and follows the rules for operands defined in *Names, Number, Constructs, and Expressions* in the Circuit Design Technical Notes. In particular, the Nexxim parser cannot accept complex numbers as operands or arguments to built-in functions.

When the parameter **TRAN\_EVAL\_FREQ** is provided, Nexxim can run a transient (time-domain) analysis, substituting the value of **TRAN\_EVAL\_FREQ** for the variable **HERTZ** to produce a constant frequency value for the transient analysis.

**Table 77: Frequency-Dependent Capacitor Instance Parameters**

Instance Parameter	Description	Unit	Default
<b>C</b>	Capacitance	Farad	Calculated from frequency expression
<b>DTEMP</b>	Difference between capacitor and circuit temperatures	Celsius	0.0
<b>M</b>	Multiplier to simulate parallel capacitors	None	1.0
<b>TRAN_EVAL_FREQ</b>	Frequency to use for transient analysis	Hertz	0.0

## Frequency-Dependent Capacitor Netlist Examples

Frequency-domain analysis:

```
C1 1 2 capacitorF1 C='1e-12*sqrt(HERTZ)' M=2
.LNA LIN 100 1e6 10e6
.MODEL capacitorF1 C TC1=0.1 TC2=0.05
```

Time-domain analysis:

```
C23 11 22 capacitorF1 C='1e-12*sqrt(HERTZ)' TRAN_EVAL_FREQ=1e8
.TRAN -.01ns 10ns
.MODEL capacitorF1 C TC1=0.1 TC2=0.05
```

## Capacitor Model, Frequency-Dependent (Netlist Only)

The .MODEL statement syntax for the frequency-dependent capacitor specifies values for one or more model parameters.

```
.MODEL modelname C [TC1=val] [TC2=val] [M=val] [SCALE=val]
[DTEMP=val] [TNOM=val]
```

**Table 78: Frequency-Dependent Capacitor Model Parameters**

Instance Parameter	Description	Unit	Default
<b>DTEMP</b>	Difference between capacitor and circuit temperatures	Celsius	0.0
<b>M</b>	Multiplier to simulate parallel capacitors	None	1.0
<b>SCALE</b>	Scale factor	None	1.0
<b>TC1</b>	1st-order temperature coefficient	$^{\circ}\text{K}^{-1}$	0.0
<b>TC2</b>	2nd-order temperature coefficient	$^{\circ}\text{K}^{-2}$	0.0
<b>TNOM (TREF)</b>	Nominal temperature	$^{\circ}\text{C}$	25

## Frequency-Dependent Capacitor Model Netlist Example

```
.MODEL capacitorF1 C TC1=0.1 TC2=0.05
```

## 4 - Coaxial Cables

This topic describes the following Nexxim coaxial cable elements:

"Coaxial Cable, Physical Model" below

"Coaxial Cable, Physical Model with Reference" on the next page

"Coaxial Cable, Dielectric Constant" on page 4-3

"Coaxial Cable, Dielectric Constant with Reference" on page 4-4

"Coaxial Cable, Open" on page 4-8

"Coaxial Cable, Open with Reference" on page 4-9

"Coaxial Cable, Step" on page 4-10

"Coaxial Cable, Partially Filled" on page 4-11

"Coaxial Cable, Partially Filled with Reference" on page 4-13

"Coaxial Cable, Three Layers" on page 4-14

"Coaxial Cable, Three Layers with Reference" on page 4-15



"Coaxial Cable, Phase Velocity" on page 4-5

"Coaxial Cable, Phase Velocity with Reference" on page 4-7

"Twinaxial Cable" on page 4-16

"Twinaxial Cable with Reference Nodes" on page 4-18

### Coaxial Cable, Physical Model



## Coaxial Cable Netlist Format

The netlist syntax for a coaxial cable, physical model is:

```
Axxxx n1 n2 COMPONENT=coax_cable_physical
```

```
+ DI=val DO=val P=val ER=val TAND=val RB=val
```

*n1* and *n2* are the nodes attached to the cable. The entry **COMPONENT=coax\_cable\_physical** is required.

**Table 12: Coaxial Cable, Physical Model Parameters**

Parameter	Description	Unit	Default
<b>DI</b>	Diameter of inner conductor	Meter	2.54e-4
<b>DO</b>	Inner diameter of outer conductor	Meter	1.016e-3
<b>P</b>	Physical length of cable	Meter	0.0127
<b>ER</b>	Dielectric constant of the insulator	None	1.0
<b>TAND</b>	Dielectric loss tangent of the insulator	None	0.0
<b>RB</b>	Conductor resistivity	μOhm-cm	0.0

## Coaxial Cable, Physical Model Netlist Example

```
Acable1 net_34 net_27 DI=0.001 DO=0.003 P=.10
+ ER=2.1 TAND=0.002 RB=1.64 component=coax_cable_physical
```

### Notes

1. Applicable for TEM mode .

## Coaxial Cable, Physical Model with Reference

### Coaxial Cable Netlist Format

The netlist syntax for a coaxial cable, physical model with reference is:

```
Axxxx n1 n2 n3 n4 COMPONENT=coax_cable_physical
```

```
+ DI=val DO=val P=val ER=val TAND=val RB=val
```

*n1* and *n2* are the nodes attached to the cable. *n3* and *n4* are the reference nodes. The entry **COMPONENT=coax\_cable\_physical** is required.



**Table 13: Coaxial Cable, Physical Length with Reference Parameters**

Parameter	Description	Unit	Default
DI	Diameter of inner conductor	Meter	2.54e-4
DO	Inner diameter of outer conductor	Meter	1.016e-3
P	Physical length of cable	Meter	0.0127
ER	Dielectric constant of the insulator	None	1.0
TAND	Dielectric loss tangent of the insulator	None	0.0
RB	Conductor resistivity	$\mu\text{Ohm-cm}$	0.0


### Coaxial Cable, Physical Model with Reference Netlist Example

```
Acable2 net_34 net_27 0 0 DI=0.001 DO=0.003 P=.10
+ ER=2.1 TAND=0.002 RB=1.64 component=coax_cable_physical
```

### Notes

1. Applicable for TEM mode .

## Coaxial Cable, Dielectric Constant



### Coaxial Cable Dielectric Constant Netlist Format

The netlist syntax for a coaxial cable, dielectric constant specified, is:

```
Axxxx n1 n2 COMPONENT=coax_cable_k
```

```
+ K=val P=val Z=val C1=val C2=val RB=val
```

$n1$  and  $n2$  are the nodes attached to the cable. The entry **COMPONENT=coax\_cable\_k** is required.

**Table 14: Coaxial Cable, Dielectric Constant Parameters**

Parameter	Description	Unit	Default
<b>K</b>	Dielectric constant of material filling the coaxial cable	None	1.0
<b>P</b>	Physical length of cable	Meter	0.0127
<b>Z</b>	Characteristic impedance of lossless line	Ohm	50
<b>C1</b>	Conductor loss coefficient	dB/Meter	0.0
<b>C2</b>	Dielectric loss coefficient	dB/Meter	0.0

### Coaxial Cable, Dielectric Constant Netlist Example

```
Acable1 net_34 net_27 K=2.6 P=0.01 Z=50 C1=0.31622 C2=1.5e-2
+ component=coax_cable_k
```

### Notes

1. The one-way attenuation is given by:

$$A = P \cdot (C_1 \sqrt{f_{\text{GHz}}} + C_2 \cdot f_{\text{GHz}}) [\text{dB}]$$

where  $f_{\text{GHz}}$  is the frequency in GHz.

## Coaxial Cable, Dielectric Constant with Reference

The netlist syntax for a coaxial cable, dielectric constant specified, is:

```
Axxxx n1 n2 COMPONENT=coax_cable_k
```

```
+ K=val P=val Z=val C1=val C2=val RB=val
```

$n1$  and  $n2$  are the nodes attached to the cable. The entry **COMPONENT=coax\_cable\_k** is required.

**Table 15: Coaxial Cable, Dielectric Constant Parameters**

Parameter	Description	Unit	Default
<b>K</b>	Dielectric constant of material filling the coaxial cable	None	1.0
<b>P</b>	Physical length of cable	Meter	0.0127
<b>Z</b>	Characteristic impedance of lossless line	Ohm	50
<b>C1</b>	Conductor loss coefficient	dB/Meter	0.0
<b>C2</b>	Dielectric loss coefficient	dB/Meter	0.0

### Coaxial Cable, Dielectric Constant Netlist Example

```
Acable1 net_34 net_27 0 0 K=2.6 P=0.01 Z=50 C1=0.31622
+ C2=1.5e-2 component=coax_cable_k
```


### Notes

1. The one-way attenuation is given by:

$$A = P \cdot (C_1 \sqrt{f_{GHz}} + C_2 \cdot f_{GHz}) [dB]$$

where  $f_{GHz}$  is the frequency in GHz.

## Coaxial Cable, Phase Velocity



### Coaxial Cable Netlist Format

The netlist syntax for a coaxial cable, relative phase velocity specified, is:

```
Axxxx n1 n2 COMPONENT=coax_cable_v
+ V=val P=val Z=val C1=val C2=val RB=val
```

$n_1$  and  $n_2$  are the nodes attached to the cable. The entry **COMPONENT=coax\_cable\_v** is required.

**Table 16: Coaxial Cable, Phase Velocity Parameters**

Parameter	Description	Unit	Default
<b>V</b>	Relative phase velocity	None	1.0
<b>P</b>	Physical length of cable	Meter	0.0127
<b>Z</b>	Characteristic impedance of lossless line	Ohm	50
<b>C1</b>	Conductor loss coefficient	dB/Meter	0.0
<b>C2</b>	Dielectric loss coefficient	dB/Meter	0.0

### Coaxial Cable, Dielectric Constant Netlist Example

```
Acable1 net_34 net_27 V=0.5 P=0.075 Z=50 C1=0.31622
+ C2=1.5e-2 component=coax_cable_v
```

### Notes

1. The one-way attenuation is given by:

$$A = P \cdot (C_1 \sqrt{f_{\text{GHz}}} + C_2 \cdot f_{\text{GHz}}) [\text{dB}]$$

where  $f_{\text{GHz}}$  is the frequency in GHz.

2. Relative phase velocity is defined as:

$$V = \frac{1}{\sqrt{K}}$$

Where  $K$  is the dielectric constant of the cable filling material.

## Coaxial Cable, Phase Velocity with Reference

### Coaxial Cable Netlist Format

The netlist syntax for a coaxial cable, relative phase velocity specified, is:

```
Axxxx n1 n2 n3 n4 COMPONENT=coax_cable_v
+ V=val P=val Z=val C1=val C2=val RB=val
```

$n1$  and  $n2$  are the nodes attached to the cable.  $n3$  and  $n4$  are the reference nodes. The entry **COMPONENT=coax\_cable\_v** is required.

**Table 17: Coaxial Cable, Phase Velocity Instance Parameters**

Parameter	Description	Unit	Default
<b>V</b>	Relative phase velocity	None	1.0
<b>P</b>	Physical length of cable	Meter	0.0127
<b>Z</b>	Characteristic impedance of lossless line	Ohm	50
<b>C1</b>	Conductor loss coefficient	dB/Meter	0.0
<b>C2</b>	Dielectric loss coefficient	dB/Meter	0.0

### Coaxial Cable, Phase Velocity Netlist Example

```
Acable1 net_34 net_27 0 0 V=0.5 P=0.075 Z=50 C1=0.31622  
+ C2=1.5e-2 component=coax_cable_v
```

#### Notes

1. The one-way attenuation is given by:

$$A = P \cdot (C_1 \sqrt{f_{\text{GHz}}} + C_2 \cdot f_{\text{GHz}}) [\text{dB}]$$


where  $f_{\text{GHz}}$  is the frequency in GHz.

2. Relative phase velocity is defined as:

$$V = \frac{1}{\sqrt{K}}$$

Where  $K$  is the dielectric constant of the cable filling material.

### Coaxial Cable, Open



### Coaxial Cable Open Netlist Format

The netlist syntax for a coaxial cable, open is:

```
Axxxx n1 COMPONENT=coax_cable_open
```

```
+ DI=val DO=val S=val ER=val
```

*n1* is the node attached to the cable. The entry **COMPONENT=coax\_cable\_open** is required.

**Table 18: Coaxial Cable, Open Parameters**

Parameter	Description	Unit	Default
DI	Diameter of inner conductor	Meter	2.0e-3
DO	Inner diameter of outer conductor	Meter	6.0e-3
S	Gap between open end and inner conductor wall	Meter	0.1e-3
ER	Dielectric constant of the filler material	None	1.0

### Coaxial Cable, Open Netlist Example

```
Acable1 net_34 DI=0.001 DO=0.003 S=0.0002
+ ER=2.1 component=coax_cable_open
```

## Coaxial Cable, Open with Reference

### Coaxial Cable Netlist Format

The netlist syntax for a coaxial cable, open with reference is:

**Axxxx** *n1 n2* **COMPONENT=coax\_cable\_open**

+ **DI=***val* **DO=***val* **S=***val* **ER=***val*

*n1* is the node attached to the cable. *n2* is the reference node. The entry **COMPONENT=coax\_cable\_open** is required.


**Table 19: Coaxial Cable, Open with Reference Parameters**

Parameter	Description	Unit	Default
<b>DI</b>	Diameter of inner conductor	Meter	2e-3
<b>DO</b>	Inner diameter of outer conductor	Meter	6e-3
<b>S</b>	Gap between open end and inner conductor wall	Meter	0.1e-3
<b>ER</b>	Dielectric constant of the insulator	None	1.0

### Coaxial Cable, Open with Reference Netlist Example

```
Acable2 net_34 0 DI=0.001 DO=0.003 S=0.2e-3
+ ER=2.1 component=coax_cable_open
```

## Coaxial Cable, Step



### Coaxial Cable Netlist Format



The netlist syntax for a coaxial cable, step is:

```
Axxxx n1 n2 COMPONENT=coax_cable_step
```

```
+ DI1=val DI2=val DO1=val DO2=val ER=val
```

$n1$  and  $n2$  are the nodes attached to the cable. The entry **COMPONENT=coax\_cable\_step** is required.


**Table 20: Coaxial Cable, Step Parameters**

Parameter	Description	Unit	Default
<b>DI1</b>	Smaller diameter of inner conductor	Meter	0.50e-3
<b>DI2</b>	Larger diameter of inner conductor	Meter	0.75e-3
<b>DO1</b>	Smaller diameter of outer conductor	Meter	1.00e-3
<b>DO2</b>	Larger diameter of outer conductor	Meter	1.50e-3
<b>ER</b>	Dielectric constant of the cable filler material	None	1.0

### Coaxial Cable, Step Netlist Example

```
Acable1 net_34 net_27 DI1=0.4e-3 DI2=0.8e-3 DO1=1.1e-3
+ DO2=1.6e-3 ER=2.1 component=coax_cable_step
```

## Coaxial Cable, Partially Filled



### Coaxial Cable Netlist Format

The netlist syntax for a coaxial cable, partially filled is:

```
Axxxx n1 n2 COMPONENT=coax_cable_partfilled
```

```
+ DI=val DO=val P=val ER1=val ER2=val
```

```
+ TAND1=val TAND2=val THETA=val RB=val
```

$n1$  and  $n2$  are the nodes attached to the cable. The entry **COMPONENT=coax\_cable\_partfilled** is required.

**Table 21: Coaxial Cable, Partially Filled Parameters**

Parameter	Description	Unit	Default
DI	Diameter of inner conductor	Meter	0.25e-3
DO	Inner diameter of outer conductor	Meter	0.75e-3
DD	Diameter of electric wedge	Meter	0.5e-3
P	Physical length of cable	Meter	10e-3
ER1	Dielectric constant of the material filling the main line	None	3.0

Parameter	Description	Unit	Default
ER2	Dielectric constant of the dielectric wedge	None	10.0
TAND1	Dielectric loss tangent of the material filling the main line	None	0.0
TAND2	Dielectric loss tangent of the dielectric wedge	None	0.0
THETA	Angle of the wedge	Degree	30.0
RB	Conductor resistivity	$\mu\text{Ohm-cm}$	0.0

### Coaxial Cable, Partially Filled Netlist Example

```
Acable1 net_34 net_27 DI=0.001 DO=0.003 DD=0.002 P=.10
+ ER1=1 ER2=2.6 THETA=30 RB=1.64
+ component=coax_cable_partfilled
```

## Coaxial Cable, Partially Filled with Reference

### Coaxial Cable Netlist Format

The netlist syntax for a coaxial cable, partially filled with reference is:

```
Axxxx n1 n2 n3 n4 COMPONENT=coax_cable_partfilled
```

```
+ DI=val DO=val P=val ER1=val ER2=val
```

```
+ TAND1=val TAND2=val THETA=val RB=val
```

*n1* and *n2* are the nodes attached to the cable. *n3* and *n4* are the reference nodes. The entry **COMPONENT=coax\_cable\_partfilled** is required.

**Table 22: Coaxial Cable, Partially Filled Parameters**

Parameter	Description	Unit	Default
DI	Diameter of inner conductor	Meter	50
DO	Inner diameter of outer conductor	Meter	0.0127
DD	Diameter of electric wedge	Meter	0.0127
P	Physical length of cable	Meter	0.0127
ER1	Dielectric constant of the material filling the main line	None	1.0
ER2	Dielectric constant of the dielectric wedge	None	1.0
TAND1	Dielectric loss tangent of the material filling the main line	None	0.0
TAND2	Dielectric loss tangent of the dielectric wedge	None	0.0

Parameter	Description	Unit	Default
THETA	Angle of the wedge	Degree	0.0
RB	Conductor resistivity	$\mu\text{Ohm-cm}$	0.0


### Coaxial Cable, Partially Filled Netlist Example

```

Acable1 net_34 net_27 DI=0.001 DO=0.003 DD=0.002 P=.10
+ ER1=1 ER2=2.6 THETA=30 RB=1.64
+ component=coax_cable_partfilled

```

### Coaxial Cable, Three Layers



### Coaxial Cable Netlist Format

The netlist syntax for a coaxial cable, three layers is:

```
Axxxx n1 n2 COMPONENT=coax_cable_threelayer
```

```
+ DI=val DO=val D1=val D2=val P=val RB=val
```

+ **ER1=val ER2=val ER3=val TAND1=val TAND2=val TAND3=val**

*n1* and *n2* are the nodes attached to the cable. The entry **COMPONENT=coax\_cable\_threelayer** is required.

**Table 23: Coaxial Cable, Three Layer Parameters**

Parameter	Description	Unit	Default
<b>DI</b>	Diameter of inner conductor	Meter	0.25e-3
<b>DO</b>	Inner diameter of outer conductor	Meter	1e-3
<b>D1</b>	Diameter to edge of layer 1	Meter	0.5e-3
<b>D2</b>	Diameter to edge of layer 2	Meter	0.75e-3
<b>P</b>	Physical length of cable	Meter	0.0127
<b>ER1</b>	Dielectric constant of medium 1	None	2.0
<b>ER2</b>	Dielectric constant of medium 2	None	5.0
<b>ER3</b>	Dielectric constant of medium 3	None	8.0
<b>TAND1</b>	Dielectric loss tangent for medium 1	None	0.0
<b>TAND2</b>	Dielectric loss tangent for medium 2	None	0.0
<b>TAND3</b>	Dielectric loss tangent for medium 3	None	0.0
<b>RB</b>	Conductor resistivity	μOhm-cm	0.0

### Coaxial Cable, Three Layer Netlist Example

```
Acable1 net_34 net_27 DI=0.00 1 DO=0.003 D1=-.5e-7 D2=0.75e-3
+ P=.10 RB=1.64 ER1=2.1 ER2=5.2
+ component=coax_cable_threelayer
```

## Coaxial Cable, Three Layers with Reference

### Coaxial Cable Netlist Format

The netlist syntax for a coaxial cable, three layers with reference is:

**Axxxx n1 n2 n3 n4 COMPONENT=coax\_cable\_threelayer**

+ **DI=val DO=val D1=val D2=val P=val RB=val**

+ **ER1=val ER2=val ER3=val TAND1=val TAND2=val TAND3=val**

$n1$  and  $n2$  are the nodes attached to the cable.  $n3$  and  $n4$  are the reference nodes. The entry **COMPONENT=coax\_cable\_threelayer** is required.


**Table 24: Coaxial Cable, Three Layer Parameters**

Parameter	Description	Unit	Default
<b>DI</b>	Diameter of inner conductor	Meter	0.25e-3
<b>DO</b>	Inner diameter of outer conductor	Meter	1e-3
<b>D1</b>	Diameter to edge of layer 1	Meter	0.5e-3
<b>D2</b>	Diameter to edge of layer 2	Meter	0.75e-3
<b>P</b>	Physical length of cable	Meter	0.0127
<b>ER1</b>	Dielectric constant of medium 1	None	2.0
<b>ER2</b>	Dielectric constant of medium 2	None	5.0
<b>ER3</b>	Dielectric constant of medium 3	None	8.0
<b>TAND1</b>	Dielectric loss tangent for medium 1	None	0.0
<b>TAND2</b>	Dielectric loss tangent for medium 2	None	0.0
<b>TAND3</b>	Dielectric loss tangent for medium 3	None	0.0
<b>RB</b>	Conductor resistivity	$\mu\text{Ohm-cm}$	0.0

### Coaxial Cable, Three Layer Netlist Example

```
Acable1 net_34 net_27 0 0 DI=0.00 1 DO=0.003
+ D1=-.5e-7 D2=0.75e-3
+ P=.10 RB=1.64 ER1=2.1 ER2=5.2
+ component=coax_cable_threelayer
```

## Twinaxial Cable



### Twinaxial Cable Netlist Format

The netlist syntax for a twinaxial cable is:

```
ATWINAXxxxx n1 n2 n3 n4 COMPONENT=twinax D=val D1=val D2=val
S=val P=val ER=val TAND=val RB1=val RB2=val
```

*n1* and *n2* are the input nodes attached to the cable. *n3* and *n4* are the corresponding output nodes. The entry **COMPONENT=twinax** identifies the component.

**Table 25: Twinaxial Cable Parameters**

Parameter	Description	Unit	Default
<b>D</b>	Diameter of shield. Required parameter, must be greater than 0. See Note 1.	Meter	22e-3
<b>D1</b>	Diameter of conductor 1. Required parameter, must be greater than 0. See Note 2.	Meter	2e-3
<b>D2</b>	Diameter of conductor 2. Required parameter, must be greater than 0. See Note 2.	Meter	2e-3
<b>S</b>	Spacing between conductors. Required parameter, must be greater than 0.	Meter	9e-3
<b>P</b>	Physical length of cable. Required parameter, must be greater than 0.	Meter	10e-3
<b>ER</b>	Dielectric constant of material filling the twinaxial line.	None	1.0

Parameter	Description	Unit	Default
	Required parameter, must be greater than or equal to 1.		
TAND	Dielectric loss tangent of the material filling the twinaxial line. Required parameter, must be greater than or equal to 0.	None	0.0
RB1	Resistivity of conductor 1. Required parameter, must be greater than 0.	$\mu\text{Ohm-cm}$	1.724138
RB2	Resistivity of conductor 2. Required parameter, must be greater than 0.	$\mu\text{Ohm-cm}$	1.724138


### Twinaxial Cable Netlist Example

```
Atwinax1 net_1 net_2 net_3 net_4 D=20mm D1=1.5mm D2=1.5mm S=8mm
+ P=14.6mm ER=2.1 TAND=0.002 RB1=1.64 RB2=1.64
+ component=twinax
```

### Twinaxial Cable Notes

1. The shield diameter  $D$  must be greater than  $(D1 + D2 + S)$ .
2. When  $D1$  is not equal to  $D2$ , the location of the inner conductors is chosen such that the clearance between the conductors and the shield is equal.
3. The twinaxial cable is modeled using the Nexxim Method of Moments (MoM) field solver. See *The MPIE Method* in the HFSS 3D Layout Technical Notes for details.

### Twinaxial Cable with Reference Nodes





## Twinaxial Cable with Reference Nodes Netlist Format

The netlist syntax for a twinaxial cable with reference nodes is:

```
ATWINAXxxxx n1 n2 n3 n4 n5 n6 COMPONENT=twinax D=val D1=val
D2=val S=val P=val ER=val TAND=val RB1=val RB2=val
```

*n1* and *n2* are the input nodes attached to the cable. *n3* is the reference node for the inputs. *n4* and *n5* are the corresponding output nodes. *n6* is the reference node for the outputs. The entry **COMPONENT=twinax** identifies the component.

**Table 26: Twinaxial Cable Parameters**

Parameter	Description	Unit	Default
<b>D</b>	Diameter of shield. Required parameter, must be greater than 0. See Note 1.	Meter	22e-3
<b>D1</b>	Diameter of conductor 1. Required parameter, must be greater than 0. See Note 2.	Meter	2e-3
<b>D2</b>	Diameter of conductor 2. Required parameter, must be greater than 0. See Note 2.	Meter	2e-3
<b>S</b>	Spacing between conductors. Required parameter, must be greater than 0.	Meter	9e-3
<b>P</b>	Physical length of cable. Required parameter, must be greater than 0.	Meter	10e-3
<b>ER</b>	Dielectric constant of material filling the twinaxial line. Required parameter, must be greater than or equal to 1.	None	1.0
<b>TAND</b>	Dielectric loss tangent of the material filling the twinaxial line. Required parameter, must be greater than or equal to 0.	None	0.0
<b>RB1</b>	Resistivity of conductor 1. Required parameter, must be greater than 0.	μOhm-cm	1.724138
<b>RB2</b>	Resistivity of conductor 2. Required parameter, must be greater than 0.	μOhm-cm	1.724138

## Twinaxial Cable with Reference Nodes Netlist Example

```
Atwinax1 net_1 net_2 net_3 net_4 net5 net6 D=20mm D1=1.5mm
+ D2=1.5mm S=8mm
+ P=14.6mm ER=2.1 TAND=0.002 RB1=1.64 RB2=1.64
+ component=twinax
```

## Twinaxial Cable with Reference Notes

1. The shield diameter  $D$  must be greater than  $(D1 + D2 + S)$ .
2. When  $D1$  is not equal to  $D2$ , the location of the inner conductors is chosen such that the clearance between the conductors and the shield is equal.
3. The twinaxial cable is modeled using the Nexxim Method of Moments (MoM) field solver. See *The MPIE Method* in the HFSS 3D Layout Technical Notes for details.


## 5 - Controlled Sources

This topic describes the following controlled current and voltage sources:

- ["Current-Controlled Current Source, Delay"](#) on the next page
- ["Current-Controlled Current Source, Multi-Input Gate"](#) on page 5-3
- ["Current-Controlled Current Source, Linear"](#) on page 5-7
- ["Current-Controlled Current Source, Polynomial"](#) on page 5-8
- ["Current-Controlled Current Source, Piecewise Linear"](#) on page 5-12
- ["Current-Controlled Voltage Source, Delay"](#) on page 5-13
- ["Current-Controlled Voltage Source, Multi-Input Gate"](#) on page 5-15
- ["Current-Controlled Voltage Source, Linear"](#) on page 5-18
- ["Current-Controlled Voltage Source, Polynomial"](#) on page 5-20
- ["Current-Controlled Voltage Source, Piecewise Linear"](#) on page 5-23
- ["Voltage-Controlled Current Source, Delay"](#) on page 5-25
- ["Voltage-Controlled Current Source, Multi-Input Gate"](#) on page 5-27
- ["Voltage-Controlled Current Source, Laplace"](#) on page 5-31
- ["Voltage-Controlled Current Source, Linear"](#) on page 5-33
- [Voltage-Controlled Current Source, Polynomial](#)
- ["Voltage-Controlled Current Source, Piecewise Linear"](#) on page 5-39
- ["Voltage-Controlled Current Source, Behavioral \(Netlist Only\)"](#) on page 5-41
- ["Voltage-Controlled Resistor, Multi-Input Gate"](#) on page 5-43
- ["Voltage-Controlled Resistor, Linear"](#) on page 5-47
- ["Voltage-Controlled Resistor, Polynomial"](#) on page 5-48
- ["Voltage-Controlled Resistor, Piecewise Linear"](#) on page 5-53
- ["Voltage-Controlled Voltage Source, Delay"](#) on page 5-54
- ["Voltage-Controlled Voltage Source, Multi-Input Gate"](#) on page 5-57
- ["Voltage-Controlled Voltage Source, Laplace"](#) on page 5-63
- ["Voltage-Controlled Voltage Source, Linear"](#) on page 5-65

- "Voltage-Controlled Voltage Source, Multiplier" on page 5-66
- "Voltage-Controlled Voltage Source, Op Amp" on page 5-67
- "Voltage-Controlled Voltage Source, Polynomial" on page 5-69
- "Voltage-Controlled Voltage Source, Piecewise Linear" on page 5-73
- "Voltage-Controlled Voltage Source, S-Domain" on page 5-74
- "Voltage-Controlled Voltage Source, Transformer" on page 5-76
- "Voltage-Controlled Voltage Source, Behavioral (Netlist Only)" on page 5-77

## Current-Controlled Current Source, Delay




### CCCS Delay Netlist Format

The format for a current-controlled current source with delay is:

```
Fxxxx out+ out- [CCCS] DELAY vin TD=val  
[SCALE=val] [TC1=val] [TC2=val]
```

*out+* is the positive node and *out-* is the negative node of the current source. The entry **CCCS** is the default for the **F** element type. The entry **DELAY** selects the F element delay type. *vin* is a voltage source through which the control current flows. The input voltage source must be defined elsewhere in the netlist.

The following figure illustrates the operation of the CCVS delay element:




**Table 14: Delay CCCS Instance Parameters**

Parameter	Description	Unit	Default
<b>SCALE</b>	Multiplier for current	None	1.0
<b>TC1</b>	Linear (1st-order) temperature coefficient	$^{\circ}K^{-1}$	0.0
<b>TC2</b>	Quadratic (2nd-order) temperature coefficient	$^{\circ}K^{-2}$	0.0
<b>TD</b>	Time delay. Must be $\geq 0$ .	Second	None

### CCCS Delay Netlist Example

```
F23 in5 0 CCCS DELAY V11 TD=2.0e-5
```

## Current-Controlled Current Source, Multi-Input Gate



The format for an N-input AND gate CCCS is:

```
Fxxxx out+ out- [CCCS] AND (N) vin1 ... vinN
minvall outvall ... minvalK outvalK
[DELTA=val] [TC1=val] [TC2=val]
[SCALE=val] [M=val] [ABS=0|1]
```

The format for an N-input NAND gate CCCS is:

```
Fxxxx out+ out- [CCCS] NAND (N) vin1 ... vinN
minvall outvall ... minvalK outvalK
[DELTA=val] [TC1=val] [TC2=val]
[SCALE=val] [M=val] [ABS=0|1]
```

The format for an N-input OR gate CCCS is:

```
Fxxxx out+ out- [CCCS] OR (N) vin1 ... vinN
maxvall outvall ... maxvalK outvalK
[DELTA=val] [TC1=val] [TC2=val]
[SCALE=val] [M=val] [ABS=0|1]
```

The format for an N-input NOR gate CCCS is:

```
Fxxxx out+ out- [CCCS] NOR (N) vin1 ... vinN
maxvall outvall ... maxvalK outvalK
[DELTA=val] [TC1=val] [TC2=val]
[SCALE=val] [M=val] [ABS=0|1]
```

*out+* and *out-* are the nodes of the current output. The entry **CCCS** is the default for the **F** element type. *vin1* ... *vinN* are the voltage sources through which the multiple control current inputs flow. The input voltage sources must be defined elsewhere in the netlist. The number of input sources (*N*) in the list must be the same as the value specified for **AND**(*N*), **NAND**(*N*), **OR**(*N*), or **NOR**(*N*). For current-controlled sources, *N* must be in the range  $2 \leq N \leq 4$ .

**Table 15: Multi-Input Gate CCCS Instance Parameters**

Parameter	Description	Unit	Default
<b>ABS</b>	Output is absolute when ABS=1	None	0
<b>DELTA</b>	Distance over which curvature is applied in the interpolation function  Zero produces linear interpolation, positive values produce continuous curvature over the waveform  Maximum is one-half of the smallest difference between control (input) values	None	One-fourth of the smallest difference between control (input) values
<b>M</b>	Multiplier to simulate multiple elements	None	1.0

Parameter	Description	Unit	Default
<b>SCALE</b>	Scale factor for current	None	1.0
<b>TC1</b>	Linear (1st-order) temperature coefficient	$^{\circ}\text{K}^{-1}$	0.0
<b>TC2</b>	Quadratic (2nd-order) temperature coefficient	$^{\circ}\text{K}^{-2}$	0.0

### CCCS Gate Netlist Examples

These two-input examples assume logic “0” is 0.0 mA output at 0.0 mA input, and logic “1” is 5.0 mA output at 5.0 mA input.

```
Fand2 30 0 CCCS AND(2) V21 V22
+ 0.0 0.0
+ 0.5e-3 0.1e-3
+ 1.0e-3 0.2e-3
+ 4.0e-3 4.5e-3
+ 4.5e-3 4.75e-3
+ 5.0e-3 5.0e-3
```

```
Fnand2 40 0 CCCS NAND(2) V23 V24
+ 0.0 5.0e-3
+ 0.5e-3 4.75e-3
+ 1.0e-3 4.5e-3
+ 4.0e-3 0.2e-3
+ 4.5e-3 0.1e-3
+ 5.0e-3 0.0
```

```
For2 50 0 CCCS OR(2) V25 V26
+ 0.0 0.0
+ 0.5e-3 0.1e-3
+ 1.0e-3 0.2e-3
+ 4.0e-3 4.5e-3
+ 4.5e-3 4.75e-3
+ 5.0e-3 5.0e-3
```

```
Fnor2 60 0 CCCS NOR(2) V27 V28
+ 0.0 5.0e-3
+ 0.5e-3 4.75e-3
+ 1.0e-3 4.5e-3
+ 4.0e-3 0.2e-3
+ 4.5e-3 0.1e-3
+ 5.0e-3 0.0
```

See the examples for the "[Voltage-Controlled Voltage Source, Multi-Input Gate](#)" on page 5-57 element for samples of simulation runs produced by these devices.

### Notes on *minval*, *maxval*, *outval* parameters

The output is specified as a function of the inputs using a set of pairs (*minval*, *outval* or *maxval*, *outval*), separated by spaces and/or commas. Currents are specified in amperes. The pairs should be entered in ascending order of *minval* or *maxval* (see Netlist Examples). Any number of pairs may be specified.

**Note:** In the **Schematic Editor** component Property windows, the Gate components use property names **IN1**, **IN2**, ...**INK** for the *minval* and *maxval* parameters, and **OUT1**, **OUT2**, ...**OUTK** for the *outval* parameters.

For **AND** and **NAND** gates, the simulator finds the minimum current across all voltage source inputs:

$$minI = \text{MIN}[I(vin1), I(vin2), \dots I(vinN)]$$

The simulator matches *minI* to the list of entries *minval1* ... *minvalK* in the instance statement, and sets the output to the corresponding *outval*.

When *minI* is equal to the current that represents logic "0" or logic "1," the corresponding output from an **AND** or **NAND** gate should be set accordingly.

Values of *minI* that are intermediate between the logic "0" and "1" currents represent transitional values. For intermediate values that are not in the list of *minvals*, the simulator calculates the corresponding output by interpolation from the given values. The use of the **DELTA** parameter allows you to control the curvature of the interpolation to guarantee that the 1st derivative of the curve is continuous.

For values of *minI* that are below the range of listed input current, the simulator sets the output current to the one corresponding to the smallest input voltage in the list. For values of *minI* that are above the range of listed input currents, the simulator sets the output current to the one corresponding to the largest input current in the list.

For **OR** and **NOR** gates, the simulator finds the maximum difference between all pairs of inputs:

$$maxI = \text{MAX}[I(vin1), I(vin2), \dots I(vinN)]$$

The simulator matches *maxI* to the list of entries *maxval1* ... *maxvalK* in the instance statement, and sets the output to the corresponding *outval*.

When *maxI* is equal to the current that represents logic "0" or logic "1," the corresponding output from an **OR** or **NOR** gate should be set accordingly.


Values of *maxI* that are intermediate between the logic "0" and "1" current represent transitional values. For intermediate values that are not in the list, the simulator calculates the corresponding



output by linear interpolation on the given values, using the **DELTA** parameter as discussed above.

For values of *maxI* that are below the range of listed input currents, the simulator sets the output current to the one corresponding to the smallest input voltage in the list. For values of *maxI* that are above the range of listed input currents, the simulator sets the output current to the one corresponding to the largest input current in the list.

## Current-Controlled Current Source, Linear



### Linear CCCS Netlist Format

The format for a linear current-controlled current source (CCCS) is:

```
Fxxxx out+ out- [CCCS] vin [GAIN=]gain
[MAX=val] [MIN=val] [M=val]
[SCALE=val] [TC1=val] [TC2=val] [ABS=0|1]
```

*out+* is the positive node and *out-* is the negative node of the current source. The entry **CCCS** is the default for the **F** element type. *vin* is a voltage source through which the control current flows. The input voltage source must be defined elsewhere in the netlist.

The functional equation for the linear VCCS is:

$$I(out+, out-) = \mathbf{GAIN} \times I(vin) \times \mathbf{SCALE} \times \mathbf{M} \times (1 + \Delta T \times \mathbf{TC1} + \Delta T^2 \times \mathbf{TC2})$$

If the result is less than **MIN**,

$$I(out+, out-) = \mathbf{MIN}$$

If the result is greater than **MAX**,

$$I(out+, out-) = \mathbf{MAX}$$


Table 16: Linear CCCS Instance Parameters

Parameter	Description	Unit	Default
<b>ABS</b>	1 = Output is an absolute value	None	0
<b>GAIN</b>	Current gain	None	1.0
<b>M</b>	Number of elements in parallel	None	1.0
<b>MAX</b>	Maximum output current	Amp	None
<b>MIN</b>	Minimum output current	Amp	None
<b>SCALE</b>	Multiplier for current	None	1.0
<b>TC1</b>	Linear (1st-order) temperature coefficient	$^{\circ}\text{K}^{-1}$	0.0
<b>TC2</b>	Quadratic (2nd-order) temperature coefficient	$^{\circ}\text{K}^{-2}$	0.0

### Linear CCCS Netlist Example

```
F33 12 0 CCCS V2 GAIN=3.1e-2
```

## Current-Controlled Current Source, Polynomial



### Polynomial CCCS Netlist Format

The format for a polynomial current-controlled current source (CCCS) is:

```
Fxxxx out+ out- [CCCS] POLY (N)
vin1 [vin2 [vin3]]
[MAX=val] [MIN=val] [SCALE=scale] [M=val]
[TC1=val] [TC2=val] [ABS=0 | 1]
```

$p0$  [ $p1$  ...  $pK$ ]

$n+$  is the positive node and  $n-$  is the negative node of the current source. The entry **CCCS** is the default for the **F** element type. The entry **POLY** is required to identify the polynomial CCCS type. The number of inputs,  $N$ , can be 1, 2, or 3. The controls are currents through voltage sources defined elsewhere in the netlist. If  $N$  is not specified, 1 is the default.  $vin1$  through  $vin3$  are the  $N$  sources for the control currents.  $p0$  through  $pK$  are the  $K$  coefficients for the polynomial function. One coefficient must be provided.

**Table 17: Polynomial CCCS Instance Parameters**

Parameter	Description	Unit	Default
<b>ABS</b>	1 = Output is an absolute value	None	0
<b>M</b>	Multiplier to simulate multiple elements	None	1.0
<b>MAX</b>	Maximum output current	Volt	None
<b>MIN</b>	Minimum output current	Volt	None
<b>SCALE</b>	Multiplier for current	None	1.0
<b>TC1</b>	Linear (1st-order) temperature coefficient	°K-1	0.0
<b>TC2</b>	Quadratic (2nd-order) temperature coefficient	°K <sup>-2</sup>	0.0

### Polynomial CCCS Netlist Examples

```
F21 21 0 CCCS POLY(1) V1 1.1 2.1 0 3.1
F31 31 0 CCCS POLY(2) V1 V2 1.2 2.2 0 0 0 0 0 0 3.2 0
F41 41 0 CCCS POLY(3) V1 V2 V3 1.3 2.3 0 0
+ 0 0 0 0 0 0
+ 0 3.3 0 0 0 0 0 0 0 4.3
```

### Notes

The functional equation for the polynomial CCCS is:

$$I(n+, n-) = \text{polynomial} \times \text{SCALE} \times (1 + \Delta T \times \text{TC1} + \Delta T^2 \times \text{TC2})$$

If the result is less than **MIN**,

$$I(n+, n-) = \text{MIN}$$

If the result is greater than **MAX**,

$$I(n+, n-) = \text{MAX}$$

The polynomial depends on the number of inputs ( $N$ ) and the number of polynomial coefficients ( $K$ ). Each polynomial has terms of order ( $O$ ), the sum of the exponents of the elements in the term. The list of coefficients must include coefficients for every term up to and including the complete group of terms with the highest order in the specified polynomial, using zero coefficients for any intermediate or trailing terms that should not be computed.

When  $N=1$ , the polynomial formula has one term each of order  $O \{0, 1, \dots, K\}$ :

$$p_0 + p_1 \times I(vin1) + \dots + p_K \times I(vin1)^K$$

Each coefficient must be a real value or zero to represent a missing term. For example, to specify a CCCS between nodes 21 and 0 whose output, controlled by the current across voltage source V1, is described by the one-input polynomial  $1.1 + 2.1 \times I(V1) + 3.1 \times I(V1)^3$ , the instance statement sets coefficients  $p_0=1.1$ ,  $p_1=2.1$ ,  $p_2=0$ , and  $p_3=3.1$ :

```
F21 21 0 CCCS POLY(1) V1 1.1 2.1 0 3.1
```

(The control voltage source V1 is defined on its own instance line elsewhere in the netlist.)

When  $N=2$ , the polynomial formula can have more than one term in each order grouping:

$O(0)$

$$p_0 +$$

$O(1)$

$$p_1 \times I(vin1) +$$

$$p_2 \times I(vin2) +$$

$O(2)$

$$p_3 \times I(vin1)^2 +$$

$$p_4 \times I(vin1) \times I(vin2) +$$

$$p_5 \times I(vin2)^2 +$$

$O(3)$

$$p_6 \times I(vin1)^3 +$$

$$p_7 \times I(vin1)^2 \times I(vin2) +$$

$$p_8 \times I(vin1) \times I(vin2)^2 +$$

$$p_9 \times I(vin2)^3 +$$

$O(4)$

...

For example, to specify a CCCS between nodes 31 and 0 whose output, controlled by the currents across voltage sources V1 and V2, is described by the two-input polynomial  $1.2 + 2.2 \times I(V1) + 3.2 \times I(V1) \times I(V2)^2$ , the instance statement sets coefficients  $p0=1.2$ ,  $p1=2.2$ , and  $p8=3.2$ . Intermediate coefficients  $p2$  through  $p7$  and trailing coefficient  $p9$  are set to 0:

```
F31 31 0 CCCS POLY (2) V1 V2 1.2 2.2 0 0 0 0 0 0 3.2 0
```

When  $N=3$ , the polynomial formula becomes:

**O (0)**

$p0 +$

**O (1)**

$p1 \times I(vin1) +$

$p2 \times I(vin2) +$

$p3 \times I(vin3) +$

**O (2)**

$p4 \times I(vin1)^2 +$

$p5 \times I(vin1) \times I(vin2) +$

$p6 \times I(vin1) \times I(vin3) +$

$p7 \times I(vin2)^2 +$

$p8 \times I(vin2) \times I(vin3) +$

$p9 \times I(vin3)^2 +$

**O (3)**

$p10 \times I(vin1)^3 +$

$p11 \times I(vin1)^2 \times I(vin2) +$

$p12 \times I(vin1)^2 \times I(vin3) +$

$p13 \times I(vin1) \times I(vin2)^2 +$

$p14 \times I(vin1) \times I(vin2) \times I(vin3) +$

$p15 \times I(vin1) \times I(vin3)^2 +$

$p16 \times I(vin2)^3 +$

$p17 \times I(vin2)^2 \times I(vin3) +$

$p18 \times I(vin2) \times I(vin3)^2 +$

$$p19 \times I(vin3)^3 +$$


**O** (4)

...

For example, to specify a CCCS between nodes 41 and 0 whose output, controlled by the currents across voltage sources V1, V2, and V3, is described by the three-input polynomial  $1.3 + 2.3 \times I(V1) + 3.3 \times I(V1)^2 \times I(V2) + 4.3 \times I(V3)^3$ , the instance statement sets coefficients  $p0=1.3$ ,  $p1=2.3$ ,  $p11=3.3$ , and  $p19=4.3$ . Intermediate coefficients  $p2$  through  $p10$  and  $p12$  through  $p18$  are set to 0 (since  $p19$  is the coefficient for the highest term with order 3, no trailing zeros are needed):

```
F41 41 0 CCCS POLY(3) V1 V2 V3 1.3 2.3 0 0
+ 0 0 0 0 0 0
+ 0 3.3 0 0 0 0 0 0 0 4.3
```

## Current-Controlled Current Source, Piecewise Linear



### Piecewise Linear CCCS Netlist Format

The format for a piecewise linear current-controlled current source (CCCS) is:

```
Fxxxx out+ out- [CCCS] PWL(1) vin
[DELTA=val] [SCALE=scale] [M=val]
[TC1=val] [TC2=val]
x1 y1 [... xK yK ]
```

*out+* is the positive node and *out-* is the negative node of the current source. The entry **CCCS** is the default for the **F** element type. The entry **PWL** is required to identify the piecewise linear CCCS type. *vin* is the voltage source through which the control current flows. The input voltage source must be defined elsewhere in the netlist.

The *x y* pairs are the input current values and the corresponding output voltage values. For intermediate values that are not in the list of *x* values, the simulator calculates the corresponding output by interpolation on the given values. The use of the **DELTA** parameter allows you to control the curvature of the interpolation to guarantee that the 1st derivative of the curve is continuous.


**Table 18: Piecewise Linear CCCS Instance Parameters**

Parameter	Description	Unit	Default
<b>DELTA</b>	Distance over which curvature is applied in the interpolation function  Zero produces linear interpolation, positive values produce continuous curvature over the waveform  Maximum is one-half of the smallest difference between control (input) values	None	One-fourth of the smallest difference between control (input) values
<b>M</b>	Multiplier to simulate multiple elements	None	1.0
<b>SCALE</b>	Multiplier for current	None	1.0
<b>TC1</b>	Linear (1st-order) temperature coefficient	°K <sup>-1</sup>	0.0
<b>TC2</b>	Quadratic (2nd-order) temperature coefficient	°K <sup>-2</sup>	0.0

### Piecewise Linear CCCS Netlist Examples

```
Fpw11 30 0 CCCS PWL(1) 21 0
+ 0.0 0.0
+ 0.5e-3 0.1e-3
+ 1.0e-3 0.2e-3
+ 4.0e-3 4.5e-3
+ 4.5e-3 4.75e-3
+ 5.0e-3 5.0e-3
```

## Current-Controlled Voltage Source, Delay




### CCVS Delay Netlist Format

The format for a current-controlled voltage source with delay is:

```
Hxxxx n+ n- [CCVS] DELAYvin TD=val
[SCALE=val] [TC1=val] [TC2=val]
```

$n+$  is the positive node and  $n-$  is the negative node of the voltage source. The entry **CCVS** is the default for the **H** element type. The entry **DELAY** selects the H element delay type.  $vin$  is a voltage source on the branch through which the control current flows.

The following figure illustrates the operation of the CCVS delay element:



**Table 19: Delay CCVS Instance Parameters**


Parameter	Description	Unit	Default
<b>SCALE</b>	Multiplier for voltage	None	1.0
<b>TC1</b>	Linear (1st-order) temperature coefficient	$^{\circ}\text{K}^{-1}$	0.0
<b>TC2</b>	Quadratic (2nd-order) temperature coefficient	$^{\circ}\text{K}^{-2}$	0.0
<b>TD</b>	Time delay. Must be $\geq 0$ .	Second	None



## CCVS Delay Netlist Example

```
H23 inplus 0 CCVS DELAY V13 TD=2.0e-2
```

## Current-Controlled Voltage Source, Multi-Input Gate



The format for an N-input AND gate CCVS is:

```
Hxxxx out+ out- [CCVS] AND (N) vin1 ... vinN
minvall outvall ... minvalK outvalK
[DELTA=val] [TC1=val] [TC2=val]
[SCALE=val] [M=val] [ABS=0|1]
```

The format for an N-input NAND gate CCVS is:

```
Hxxxx out+ out- [CCVS] NAND (N) vin1 ... vinN
minvall outvall ... minvalK outvalK
[DELTA=val] [TC1=val] [TC2=val]
[SCALE=val] [M=val] [ABS=0|1]
```

The format for an N-input OR gate CCVS is:

```
Hxxxx out+ out- [CCVS] OR (N) vin1 ... vinN
maxvall outvall ... maxvalK outvalK
[DELTA=val] [TC1=val] [TC2=val]
[SCALE=val] [M=val] [ABS=0|1]
```

The format for an N-input NOR gate CCVS is:

```
Hxxxx out+ out- [CCVS] NOR(N) vin1 ... vinN
maxval1 outval1 ... maxvalK outvalK
[DELTA=val] [TC1=val] [TC2=val]
[SCALE=val] [M=val] [ABS=0|1]
```

*out+* and *out-* are the nodes of the voltage output. The entry **CCVS** is the default for the **H** element type. *vin1* ... *vinN* are the voltage sources through which the multiple control current inputs flow. The number of input sources (*N*) in the list must be the same as the value specified for **AND(N)**, **NAND(N)**, **OR(N)**, or **NOR(N)**. For current-controlled sources, *N* must be in the range  $2 \leq N \leq 4$ .

**Table 20: Multi-Input Gate CCVS Instance Parameters**

Parameter	Description	Unit	Default
<b>ABS</b>	Output is absolute when ABS=1	None	0
<b>DELTA</b>	Distance over which curvature is applied in the interpolation function  Zero produces linear interpolation, positive values produce continuous curvature over the waveform  Maximum is one-half of the smallest difference between control (input) values	None	One-fourth of the smallest difference between control (input) values
<b>M</b>	Multiplier to simulate multiple elements	None	1.0
<b>SCALE</b>	Scale factor for voltage	None	1.0
<b>TC1</b>	Linear (1st-order) temperature coefficient	°K <sup>-1</sup>	0.0
<b>TC2</b>	Quadratic (2nd-order) temperature coefficient	°K <sup>-2</sup>	0.0

### CCVS Gate Netlist Examples

These two-input examples assume logic “0” is 0.0 volts output at 0.0 mA input, and logic “1” is 5.0 volts output at 5.0 mA input.

```
Hand2 30 0 CCVS AND(2) V21 V22
+ 0.0 0.0
+ 0.5e-3 0.1
+ 1.0e-3 0.2
+ 4.0e-3 4.5
+ 4.5e-3 4.75
+ 5.0e-3 5.0
```

```
Hnand2 40 0 CCVS NAND(2) V23 V24
+ 0.0 5.0
+ 0.5e-3 4.75
+ 1.0e-3 4.5
+ 4.0e-3 0.2
+ 4.5e-3 0.1
+ 5.0e-3 0.0
```

```
Hor2 50 0 CCVS OR(2) V25 V26
+ 0.0 0.0
+ 0.5e-3 0.1
+ 1.0e-3 0.2
+ 4.0e-3 4.5
+ 4.5e-3 4.75
+ 5.0e-3 5.0
```

```
Hnor2 60 0 CCVS NOR(2) V27 V28
+ 0.0 5.0
+ 0.5e-3 4.75
+ 1.0e-3 4.5
+ 4.0e-3 0.2
+ 4.5e-3 0.1
+ 5.0e-3 0.0
```

See the examples for the ["Voltage-Controlled Voltage Source, Multi-Input Gate"](#) on page 5-57 element for samples of simulation runs produced by these devices.

### Notes on minval, maxval, outval parameters

The output is specified as a function of the inputs using a set of pairs (*minval*, *outval* or *maxval*, *outval*), separated by spaces and/or commas. Currents are specified in amperes, voltages in volts. The pairs should be entered in ascending order of *minval* or *maxval* (see Netlist Examples). Any number of pairs may be specified.

**Note:** In the **Schematic Editor** component Property windows, the Gate components use property names **IN1**, **IN2**, ...**INK** for the *minval* and *maxval* parameters, and **OUT1**, **OUT2**, ...**OUTK** for the *outval* parameters.

For **AND** and **NAND** gates, the simulator finds the minimum current across all voltage source inputs:

$$minI = \text{MIN}[I(vin1), I(vin2), \dots, I(vinN)]$$

The simulator matches *minI* to the list of entries *minval1* ... *minvalK* in the instance statement, and sets the output to the corresponding *outval*.

When *minI* is equal to the current that represents logic “0” or logic “1,” the corresponding output from an **AND** or **NAND** gate should be set accordingly.

Values of *minI* that are intermediate between the logic “0” and “1” currents represent transitional values. For intermediate values that are not in the list of *minvals*, the simulator calculates the corresponding output by interpolation from the given values. The use of the **DELTA** parameter allows you to control the curvature of the interpolation to guarantee that the 1st derivative of the curve is continuous.

For values of *minI* that are below the range of listed input current, the simulator sets the output voltage to the one corresponding to the smallest input voltage in the list. For values of *minI* that are above the range of listed input currents, the simulator sets the output voltage to the one corresponding to the largest input current in the list.

For **OR** and **NOR** gates, the simulator finds the maximum difference between all pairs of inputs:

$$maxI = \text{MAX}[I(vin1), I(vin2), \dots, I(vinN)]$$


The simulator matches *maxI* to the list of entries *maxval1* ... *maxvalK* in the instance statement, and sets the output to the corresponding *outval*.

When *maxI* is equal to the current that represents logic “0” or logic “1,” the corresponding output from an **OR** or **NOR** gate should be set accordingly.

Values of *maxI* that are intermediate between the logic “0” and “1” current represent transitional values. For intermediate values that are not in the list, the simulator calculates the corresponding output by linear interpolation on the given values, using the **DELTA** parameter as discussed above.

For values of *maxI* that are below the range of listed input currents, the simulator sets the output voltage to the one corresponding to the smallest input voltage in the list. For values of *maxI* that are above the range of listed input currents, the simulator sets the output voltage to the one corresponding to the largest input current in the list.

## Current-Controlled Voltage Source, Linear



## Linear CCVS Netlist Format

The format for a linear current-controlled voltage source (CCVS) is:

```
Hxxxx out+ out- [CCVS] vin [GAIN=]transresistance [MAX=val]
[MIN=val] [SCALE=val] [TC1=val] [TC2=val] [ABS=0|1] [M=val]
```

*out+* is the positive node and *out-* is the negative node of the voltage source. The entry **CCVS** is the default for the **H** element type. *vin* is a voltage source through which the control current flows. The *vin* source must be defined in a separate instance line elsewhere in the netlist.

**Table 21: Linear CCVS Instance Parameters**

Parameter	Description	Unit	Default
<b>ABS</b>	When ABS=1, output is an absolute value	None	0
<b>GAIN</b>	Transresistance of the control current	Ohm	1.0
<b>M</b>	Multiplier to simulate multiple parallel inputs	None	1.0
<b>MAX</b>	Maximum output voltage	Volt	None
<b>MIN</b>	Minimum output voltage	Volt	None
<b>SCALE</b>	Multiplier for voltage	None	1.0
<b>TC1</b>	Linear (1st-order) temperature coefficient	°K <sup>-1</sup>	0.0
<b>TC2</b>	Quadratic (2nd-order) temperature coefficient	°K <sup>-2</sup>	0.0

## Linear CCVS Netlist Examples

```
H23 inplus inminus CCVS V23 GAIN=2.0e-5
```

```
H11 34 35 CCVS V25 GAIN=1.0e-2
```

## Notes

The functional equation for the linear CCVS is:

$$V(out+) - V(out-) = \mathbf{GAIN} \times I(vin) \times \mathbf{SCALE} \times \mathbf{M} \times (1 + \Delta T \times (\mathbf{TC1} + \Delta T \times \mathbf{TC2}))$$


If the result is less than **MIN**,

$$V(out+) - V(out-) = \mathbf{MIN}$$

If the result is greater than **MAX**,

$$V(out+) - V(out-) = \mathbf{MAX}$$

## Current-Controlled Voltage Source, Polynomial



### Polynomial CCVS Netlist Format

The format for a polynomial current-controlled voltage source (CCVS) is:

```
Hxxxx out+ out- [CCVS] POLY (N)
vin1 [vin2 [vin3]]
[MAX=val] [MIN=val] [SCALE=scale] [M=val]
[TC1=val] [TC2=val] [ABS=0 | 1]
p0 [p1 ... pK]
```

*out+* is the positive node and *out-* is the negative node of the voltage source. The entry **CCVS** is the default for the **H** element type. The entry **POLY** is required to identify the polynomial CCVS type. The number of inputs, *N*, can be 1, 2, or 3. If *N* is not specified, 1 is the default. *vc1* through *vc3* are the *N* sources for the control currents. The voltage sources must be defined elsewhere in the netlist. *p0* through *pK* are the *K* coefficients for the polynomial function. One coefficient must be provided.

**Table 22: Polynomial CCVS Instance Parameters**

Parameter	Description	Unit	Default
<b>ABS</b>	1 = Output is an absolute value	None	0
<b>M</b>	Multiplier to simulate multiple elements	None	1.0
<b>MAX</b>	Maximum output voltage	Volt	None
<b>MIN</b>	Minimum output voltage	Volt	None
<b>SCALE</b>	Multiplier for voltage	None	1.0
<b>TC1</b>	Linear (1st-order) temperature coefficient	°K <sup>-1</sup>	0.0

Parameter	Description	Unit	Default
TC2	Quadratic (2nd-order) temperature coefficient	°K <sup>-2</sup>	0.0

### Polynomial CCVS Netlist Examples

```
H21 21 0 CCVS POLY(1) V1 1.1 2.1 0 3.1
H31 31 0 CCVS POLY(2) V1 V2 1.2 2.2 0 0 0 0 0 0 3.2 0
H41 41 0 CCVS POLY(3) V1 V2 V3 1.3 2.3 0 0
+ 0 0 0 0 0 0
+ 0 3.3 0 0 0 0 0 0 0 4.3
```

### Notes

The functional equation for the polynomial CCVS is:

$$V(out+) - V(out-) = polynomial \times \mathbf{SCALE} \times (1 + \Delta T \times \mathbf{TC1} + \Delta T^2 \times \mathbf{TC2})$$

If the result is less than **MIN**,

$$V(out+) - V(out-) = \mathbf{MIN}$$

If the result is greater than **MAX**,

$$V(out+) - V(out-) = \mathbf{MAX}$$

The polynomial depends on the number of inputs ( $N$ ) and the number of polynomial coefficients ( $K$ ). Each polynomial has terms of order ( $O$ ), the sum of the exponents of the elements in the term. The list of coefficients must include coefficients for every term up to and including the complete group of terms with the highest order in the specified polynomial, using zero coefficients for any intermediate or trailing terms that should not be computed.

When  $N=1$ , the polynomial formula has one term each of order  $O \{0, 1, \dots, K\}$ :

$$p0 + p1 \times I(vin1) + \dots + pK \times I(vin1)^K$$

Each coefficient must be a real value or zero to represent a missing term. For example, to specify a CCVS between nodes 21 and 0 whose output, controlled by the current through voltage source V1, is described by the one-input polynomial  $1.1 + 2.1 \times I(V1) + 3.1 \times I(V1)^3$ , the instance statement sets coefficients  $p0=1.1$ ,  $p1=2.1$ ,  $p2=0$ , and  $p3=3.1$ :

```
H21 21 0 CCVS POLY(1) V1 1.1 2.1 0 3.1
```

(The control voltage source V1 is defined on its own instance line elsewhere in the netlist.)

When  $N=2$ , the polynomial formula can have more than one term in each order grouping:

**O (0)**

$p0 +$

**O (1)**

$p1 \times I(vin1) + p2 \times I(vin2) +$

**O (2)**

$p3 \times I(vin1)^2 +$

$p4 \times I(vin1) \times I(vin2) +$

$p5 \times I(vin2)^2 +$

$p6 \times I(vin1)^3 +$

$p7 \times I(vin1)^2 \times I(vin2) +$

$p8 \times I(vin1) \times I(vin2)^2 +$

$p9 \times I(vin2)^3 +$

**O (3)**

...

If the polynomial includes any terms from an order group, the list of coefficients must include intermediate and trailing zeros to complete the order. For example, to specify a CCVS between nodes 31 and 0 whose output, controlled by the currents through voltage sources V1 and V2, is described by the two-input polynomial  $1.2 + 2.2 \times I(V1) + 3.2 \times I(V1) \times I(V2)^2$ , the instance statement sets coefficients  $p0=1.2$ ,  $p1=2.2$ , and  $p8=3.2$ . Intermediate coefficients  $p2$  through  $p7$  and trailing coefficient  $p9$  are set to 0:

```
H31 31 0 CCVS POLY(2) V1 V2 1.2 2.2 0 0 0 0 0 0 3.2 0
```

When  $N=3$ , the polynomial formula becomes:

**O (0)**

$p0 +$

**O (1)**

$p1 \times I(vin1) +$

$p2 \times I(vin2) +$

$p3 \times I(vin3) +$

**O (2)**

$p4 \times I(vin1)^2 +$

---



$$\begin{aligned}
& p5 \times I(vin1) \times I(vin2) + \\
& p6 \times I(vin1) \times I(vin3) + \\
& p7 \times I(vin2)^2 + \\
& p8 \times I(vin2) \times I(vin3) + \\
& p9 \times I(vin3)^2 + \\
\mathbf{O} (3) \\
& p10 \times I(vin1)^3 + \\
& p11 \times I(vin1)^2 \times I(vin2) + \\
& p12 \times I(vin1)^2 \times I(vin3) + \\
& p13 \times I(vin1) \times I(vin2)^2 + \\
& p14 \times I(vin1) \times I(vin2) \times I(vin3) + \\
& p15 \times I(vin1) \times I(vin3)^2 + \\
& p16 \times I(vin2)^3 + \\
& p17 \times I(vin2)^2 \times I(vin3) + \\
& p18 \times I(vin2) \times I(vin3)^2 + \\
& p19 \times I(vin3)^3 + \\
\mathbf{O} (4)
\end{aligned}$$

...


For example, to specify a CCVS between nodes 41 and 0 whose output, controlled by currents across voltage sources V1, V2, and V3, is described by the three-input polynomial  $1.3 + 2.3 \times I(V1) + 3.3 \times I(V1)^2 \times I(V2) + 4.3 \times I(V3)^3$ , the instance statement sets coefficients  $p0=1.3$ ,  $p1=2.3$ ,  $p11=3.3$ , and  $p19=4.3$ . Intermediate coefficients  $p2$  through  $p10$  and  $p12$  through  $p18$  are set to 0 (since  $p19$  is the coefficient for the highest term with order 3, no trailing zeros are needed):

```

H41 41 0 CCVS POLY (3) V1 V2 V3 1.3 2.3 0 0
+ 0 0 0 0 0 0
+ 0 3.3 0 0 0 0 0 0 0 4.3

```

## Current-Controlled Voltage Source, Piecewise Linear



### Piecewise Linear CCVS Netlist Format

The format for a piecewise linear current-controlled voltage source (CCVS) is:

```
Hxxxx out+ out- [CCVS] PWL (1) vin
[DELTA=val] [SCALE=scale] [M=val]
[TC1=val] [TC2=val]
x1 y1 [... xK yK ]
```

*out+* is the positive node and *out-* is the negative node of the voltage source. The entry **CCVS** is the default for the **H** element type. The entry **PWL** is required to identify the piecewise linear CCVS type. *vin* is the voltage source through which the control current flows. The input voltage source must be defined elsewhere in the netlist.

The *x y* pairs are the input current values and the corresponding output voltage values. For intermediate values that are not in the list of *x* values, the simulator calculates the corresponding output by interpolation on the given values. The use of the **DELTA** parameter allows you to control the curvature of the interpolation to guarantee that the 1st derivative of the curve is continuous.

**Table 23: Piecewise Linear CCVS Instance Parameters**

Parameter	Description	Unit	Default
<b>DELTA</b>	Distance over which curvature is applied in the interpolation function  Zero produces linear interpolation, positive values produce continuous curvature over the waveform  Maximum is one-half of the smallest difference between control (input) values	None	One-fourth of the smallest difference between control (input) values

Parameter	Description	Unit	Default
<b>M</b>	Multiplier to simulate multiple elements	None	1.0
<b>SCALE</b>	Multiplier for voltage	None	1.0
<b>TC1</b>	Linear (1st-order) temperature coefficient	$^{\circ}\text{K}^{-1}$	0.0
<b>TC2</b>	Quadratic (2nd-order) temperature coefficient	$^{\circ}\text{K}^{-2}$	0.0


### Piecewise Linear CCVS Netlist Examples

```

Hpwl1 30 0 CCVS PWL(1) 21 0
+ 0.0 0.0
+ 0.5e-3 0.1
+ 1.0e-3 0.2
+ 4.0e-3 4.5
+ 4.5e-3 4.75
+ 5.0e-3 5.0

```

## Voltage-Controlled Current Source, Delay



### VCCS Delay Netlist Format

The format for a voltage-controlled current source with delay is:

```

Gxxxx out+ out- [VCVS] DELAY in+ in- TD=val
[SCALE=val] [TC1=val] [TC2=val]

```

*out+* is the positive node and *out-* is the negative node of the current source. The entry **VCCS** is the default for the **G** element type. The entry **DELAY** selects the **G** element delay type. *in+* and *in-* are the positive and negative nodes for the control voltage.

**Table 24: Delay VCCS Instance Parameters**


Parameter	Description	Unit	Default
<b>SCALE</b>	Scale factor for current	None	1.0
<b>TC1</b>	Linear (1st-order) temperature coefficient	$^{\circ}\text{K}^{-1}$	0.0
<b>TC2</b>	Quadratic (2nd-order) temperature coefficient	$^{\circ}\text{K}^{-2}$	0.0
<b>TD</b>	Time delay. Must be $\geq 0$ .	Second	None

**VCCS Delay Netlist Example**


```
G23 inplus inminus VCCS DELAY cplus cminus TD=2.0e-5
```

**Notes**

The following figure illustrates the operation of the VCCS delay element:



**Voltage-Controlled Current Source, Foster (Netlist Only)**



**Foster VCCS Netlist Format**

The format for a Pole-Residue (Foster) format voltage-controlled current source (VCCS) is:

```
Gxxxx out+ out- FOSTER in+ in- C1 C2
+ ( Re{r1}, Im{r1} ) / ( Re{p1}, Im{p1} )
+ [ ( Re{r2}, Im{r2} ) / ( Re{p2}, Im{p2} ) ] ...
```

*out+* is the positive node and *out-* is the negative node of the current source. **FOSTER** identifies the element type. *in+* and *in-* are the positive and negative nodes for the control voltage drop.


*C1* is the proportional constant (trans-conductance) and *C2* is the derivative constant (trans-capacitance).  $\text{Re}\{r\}$  and  $\text{Im}\{r\}$  are the real and imaginary parts of the residues.  $\text{Re}\{p\}$  and  $\text{Im}\{p\}$  are the real and imaginary parts of the corresponding poles.

The Foster VCCS is available for use in netlists, but is not supported in the Components window of the **Schematic Editor**.

### Foster VCCS Netlist Example

```
G20 net25 0 FOSTER net26 0 0.002 -0.005
+ (-2.23e12, 0) / (-9.534e12, 0)
+ (-54.959e10, 1) / (-1.1165e11, -1e-10)
+ (-54.959e10, -1) / (-1.1165e11, 1e-10)
```

## Voltage-Controlled Current Source, Multi-Input Gate



The format for an N-input AND gate VCCS is:

```
Gxxxx out+ out- [VCCS] AND (N) in1+ in1- ... inN+ inN-
minvall outvall ... minvalK outvalK
[DELTA=val] [TC1=val] [TC2=val] [SCALE=val] [M=val]
```

The format for an N-input NAND gate VCCS is:

```
Gxxxx out+ out- [VCCS] NAND (N) in1+ in1- ... inN+ inN-
minvall outvall ... minvalK outvalK
[DELTA=val] [TC1=val] [TC2=val] [SCALE=val] [M=val]
```

The format for an N-input OR gate VCCS is:

```
Gxxxx out+ out- [VCCS] OR (N) in1+ in1- ... inN+ inN-
maxvall outvall ... maxvalK outvalK
[DELTA=val] [TC1=val] [TC2=val] [SCALE=val] [M=val]
```

The format for an N-input NOR gate VCCS is:

```
Gxxxx out+ out- [VCCS] NOR (N) in1+ in1- ... inN+ inN-
maxvall outvall ... maxvalK outvalK
[DELTA=val] [TC1=val] [TC2=val] [SCALE=val] [M=val]
```

*out+* and *out-* are the nodes of the current output. The entry **VCCS** is the default for the **G** element type. *in1+ in1- ... inN+ inN-* are the positive and negative node pairs for the multiple control voltage inputs. The number of input node pairs (*N*) in the list must be the same as the value specified for **AND (N)**, **NAND (N)**, **OR (N)**, or **NOR (N)**.

**Table 25: Multi-Input Gate VCCS Instance Parameters**

Parameter	Description	Unit	Default
<b>DELTA</b>	Distance over which curvature is applied in the interpolation function  Zero produces linear interpolation, positive values produce continuous curvature over the waveform  Maximum is one-half of the smallest difference between control (input) values	None	One-fourth of the smallest difference between control (input) values
<b>M</b>	Multiplier to simulate multiple elements	None	1.0
<b>SCALE</b>	Scale factor for voltage	None	1.0
<b>TC1</b>	Linear (1st-order) temperature coefficient	°K <sup>-1</sup>	0.0
<b>TC2</b>	Quadratic (2nd-order) temperature coefficient	°K <sup>-2</sup>	0.0

## VCCS Gate Netlist Examples

These two-input examples assume logic "0" is 0.0 mA output at 0.0 volts input, and logic "1" is 5.0 mA output at 5.0 volts input.

```
Gand2 30 0 VCCS AND(2) 21 0 22 0
+ 0.0 0.0
+ 0.5 0.1e-3
+ 1.0 0.2e-3
+ 4.0 4.5e-3
+ 4.5 4.75e-3
+ 5.0 5.0e-3
```

```
Gnand2 40 0 VCCS NAND(2) 23 0 24 0
+ 0.0 5.0e-3
+ 0.5 4.75e-3
+ 1.0 4.5e-3
+ 4.0 0.2e-3
+ 4.5 0.1e-3
+ 5.0 0.0e-3
```

```
Gor2 50 0 VCCS OR(2) 25 0 26 0
+ 0.0 0.0e-3
+ 0.5 0.1e-3
+ 1.0 0.2e-3
+ 4.0 4.5e-3
+ 4.5 4.75e-3
+ 5.0 5.0e-3
```

```
Gnor2 60 0 VCCS NOR(2) 27 0 28 0
+ 0.0 5.0e-3
+ 0.5 4.75e-3
+ 1.0 4.5e-3
+ 4.0 0.2e-3
+ 4.5 0.1e-3
+ 5.0 0.0e-3
```

See the examples for the ["Voltage-Controlled Voltage Source, Multi-Input Gate"](#) on page 5-57 element for samples of simulation runs produced by these devices.

### Notes on minval, maxval, outval parameters

The output is specified as a function of the inputs using a set of pairs (*minval*, *outval* or *maxval*, *outval*), separated by spaces and/or commas. Voltages are specified in volts, currents in amperes. The pairs should be entered in ascending order of *minval* or *maxval* (see Netlist Examples). Any number of pairs may be specified.

**Note:** In the **Schematic Editor** component Property windows, the Gate components use property names **IN1**, **IN2**, ...**INK** for the *minval* and *maxval* parameters, and **OUT1**, **OUT2**, ...**OUTK** for the *outval* parameters.

For **AND** and **NAND** gates, the simulator finds the minimum difference between all pairs of inputs:

$$mindiff = \text{MIN}[V(in1^+ - in1^-), V(in2^+ - in2^-), \dots V(inN^+ - inN^-)]$$

The simulator matches *mindiff* to the list of entries *minval1* ... *minvalK* in the instance statement, and sets the output to the corresponding *outval*.

When *mindiff* is equal to the voltage that represents logic “0” or logic “1,” the corresponding output from an **AND** or **NAND** gate should be set accordingly.

Values of *mindiff* that are intermediate between the logic “0” and “1” voltages represent transitional values. For intermediate values that are not in the list of *minvals*, the simulator calculates the corresponding output by interpolation from the given values. The use of the **DELTA** parameter allows you to control the curvature of the interpolation to guarantee that the 1st derivative of the curve is continuous.

For values of *mindiff* that are below the range of listed input voltages, the simulator sets the output current to the one corresponding to the smallest input voltage in the list. For values of *mindiff* that are above the range of listed input voltages, the simulator sets the output current to the one corresponding to the largest input voltage in the list.

For **OR** and **NOR** gates, the simulator finds the maximum difference between all pairs of inputs:

$$maxdiff = \text{MAX}[V(in1^+ - in1^-), V(in2^+ - in2^-), \dots V(inN^+ - inN^-)]$$

The simulator matches *maxdiff* to the list of entries *maxval1* ... *maxvalK* in the instance statement, and sets the output to the corresponding *outval*.


When *maxdiff* is equal to the voltage that represents logic “0” or logic “1,” the corresponding output from an **OR** or **NOR** gate should be set accordingly.

Values of *maxdiff* that are intermediate between the logic “0” and “1” voltages represent transitional values. For intermediate values that are not in the list, the simulator calculates the corresponding output by interpolation on the given values, using the **DELTA** parameter as discussed above.

For values of *maxdiff* that are below the range of listed input voltages, the simulator sets the output current to the one corresponding to the smallest input voltage in the list. For values of *maxdiff* that are above the range of listed input voltages, the simulator sets the output voltage to the one corresponding to the largest input voltage in the list.



## Voltage-Controlled Current Source, Laplace



### VCCS Laplace Netlist Format

The voltage-controlled current source with Laplace transfer function uses two different formats, the coefficient format and the pole zero format.

#### Coefficient Format

In the coefficient format,  $H(s)$  is specified by giving the coefficients of the transfer function polynomials:

```
Gxxxx out+ out- LAPLACE in+ in- a0[,] ... aN /b0[,] ...bD
[SCALE=val] [TC1=val] [TC2=val] [M=val]
```

*out+* is the positive node and *out-* is the negative node of the current source. The entry **LAPLACE** selects the G element Laplace transfer function type. *in+* and *in-* are the positive and negative nodes for the control voltage. The division symbol (/) in the instance line is required syntax.

#### Note:

Comma separators between the *a* and *b* entries are optional. Spaces may be used as separators instead of commas.

The function of the device is expressed as:

$$I(out+, out-) = SCALE \times H(s) \times V(in+, in-)$$

The transfer function  $H(s)$  is the ratio of two polynomials in the complex variable  $s$ .

$$H(s) = \frac{a_0 + a_1s + a_2s^2 + \dots}{b_0 + b_1s + b_2s^2 + \dots}$$

The coefficients ( $a_0 \dots a_N$ ) specify the numerator polynomial of the ratio. The coefficients ( $b_0 \dots b_D$ ) specify the denominator polynomial. The subscripts  $N$  and  $D$  represent the order of the numerator and denominator respectively. The first coefficients in both numerator and denominator ( $a_0$  and  $b_0$ ) are constants, which must be specified even if they are zero. Thus, leading zeros are significant. In addition, intermediate zero-valued coefficients must be explicitly supplied in order to have the non-zero coefficients applied to the correct powers of  $s$ . Trailing zeros are not significant, and are automatically removed.

For example, to specify the following transfer function (where coefficient  $a_1=0$ ):

$$H(s) = \frac{1 + 2s^2}{1 + s + 3s^2}$$

A coefficient format netlist has the following statement:

```
Gex1 out gnd LAPLACE in gnd 1, 0, 2 / 1, 1, 3
```

**Note:**

The order of the numerator ( $N$ ) may not exceed the order of the denominator ( $D$ ), otherwise Nexxim posts an error message and disregard the device.

### Pole Zero Format

The pole zero format specifies the complex roots of the transfer function polynomials:

```
Gxxxx out+ out- LAPLACE in+ in-
```

```
rz1 iz1 ... rzN izN /rp1 ip1 ... rpD ipD
```

```
POLE [SCALE=val] [TC1=val] [TC2=val] [M=val]
```

The pole zero syntax must include the keyword **POLE**. The slash (/) is required. The nodes and other parameters are the same as for the coefficient format.

The parameters  $rz_1 iz_1 \dots rz_N iz_N$  in the numerator are the complex zeros of the transfer function. The parameters  $rp_1 ip_1 \dots rp_D ip_D$  in the denominator are the complex poles of the transfer function.

$$H(s) = \frac{(s - rz_1 + j \times iz_1) \times (s - rz_2 + j \times iz_2) \times \dots}{(s - rz_1 + j \times ip_1) \times (s - rz_2 + j \times ip_2) \times \dots}$$

Both poles and zeros are complex numbers with a real part and an imaginary part. Each root must specify the magnitudes of both real and imaginary parts even if one of them is zero ( $j$ , the square root of -1, does not need to be entered). The list must also provide the complex conjugate of each root when the magnitude of the imaginary part is nonzero. The roots may be entered in any order.

For example, to specify zeros of  $s-1$ ,  $s-2j$  with complex conjugate  $s-(-2j)$ ,  $s-(-1+3j)$  with complex conjugate  $s-(-1-3j)$ , the denominator entry is:

```
1 0 0 2 0 -2 -1 3 -1 -3
```

**Table 26: Laplace VCCS Instance Parameters**


Parameter	Description	Unit	Default
<b><i>a0 ... aN</i></b>	Coefficients of the numerator polynomial (coefficient syntax)	None	None
<b><i>b0 ... bD</i></b>	Coefficients of the denominator polynomial (coefficient syntax)	None	None
<b><i>rz1 iz1 ... rzN izN</i></b>	Complex zeros (pole/zero syntax)	None	None
<b><i>rp1 ip1 ... rpD ipD</i></b>	Complex poles (pole/zero syntax)	None	None
<b>POLE</b>	Selects pole/zero syntax	None	Coefficient syntax
<b>M</b>	Multiplier to simulate multiple elements	None	1.0
<b>SCALE</b>	Scale factor for current	None	1.0
<b>TC1</b>	Linear (1st-order) temperature coefficient	$^{\circ}\text{K}^{-1}$	0.0
<b>TC2</b>	Quadratic (2nd-order) temperature coefficient	$^{\circ}\text{K}^{-2}$	0.0

### VCCS Laplace Element Netlist Examples

```
G21 21 0 LAPLACE 31 0 0.1 2.2 -.3 / 0.25 -2.1 0.33 -.4
```

```
G14 33 0 LAPLACE 44 0 .4 0 .35 -.2 .35 .2 / 1.0 2.5 1.0 -2.5
+ .56 0 1.8 0 POLE
```

## Voltage-Controlled Current Source, Linear



### Linear VCCS Netlist Format

The format for a linear voltage-controlled current source (VCCS) is:

```
Gxxxx out+ out- [VCCS] in+ in- [TRANS=] transconductance
[MAX=val] [MIN=val] [M=val]
[SCALE=val] [TC1=val] [TC2=val] [ABS=0 | 1]
```

*out+* is the positive node and *out-* is the negative node of the current source. **VCCS** is the default for the **G** element type. *in+* and *in-* are the positive and negative nodes for the control voltage drop.

The functional equation for the linear VCCS is:

$$I(out+, out-) = \mathbf{TRANS} \times (V(in+) - V(in-)) \times \mathbf{SCALE} \times (1 + \Delta T \times \mathbf{TC1} + \Delta T^2 \times \mathbf{TC2})$$

If the result is less than **MIN**,

$$I(out+, out-) = \mathbf{MIN}$$

If the result is greater than **MAX**,

$$I(out+, out-) = \mathbf{MAX}$$

**Table 27: Linear VCCS Instance Parameters**


Parameter	Description	Unit	Default
<b>ABS</b>	When ABS=1, output is an absolute value	None	0
<b>M</b>	Number of elements in parallel	None	1.0
<b>MAX</b>	Maximum output current	Amp	None
<b>MIN</b>	Minimum output current	Amp	None
<b>SCALE</b>	Multiplier for current	None	1.0
<b>TC1</b>	Linear (1st-order) temperature coefficient	°K <sup>-1</sup>	0.0

Parameter	Description	Unit	Default
<b>TC2</b>	Quadratic (2nd-order) temperature coefficient	$^{\circ}\text{K}^{-2}$	0.0
<b>TRANS</b>	Transconductance of the voltage-to-current conversion	Mho	1.0

### Linear VCCS Netlist Example

```
G20 42 0 VCCS 12 34 TRANS=0.004
```

## Voltage-Controlled Current Source, Polynomial



### Polynomial VCCS Netlist Format

The format for a polynomial voltage-controlled current source (VCCS) is:

```
Gxxxx out+ out- [VCCS] POLY (N)
in1+ in1- [in2+ in2- [in3+ in3-]]
[MAX=val] [MIN=val] [SCALE=scale] [M=val]
[TC1=val] [TC2=val] [ABS=0 | 1]
p0 [p1 ... pK ]
```

*out+* is the positive node and *out-* is the negative node of the current source. The entry **VCCS** is the default for the **G** element type. The entry **POLY** is required to identify the polynomial VCCS type. The number of input voltage pairs, *N*, can be 1, 2, or 3. If *N* is not specified, 1 input is the default. *in+* and *in-* are the *N* pairs of positive and negative nodes for the control voltages. *p0* through *pK* are the *K* coefficients for the polynomial function. One coefficient must be provided.

**Note:**

When  $N=1$  (one input pair), a single coefficient is interpreted as  $p1$  ( $p0$  is set to 0.0).  
Two or more coefficients are interpreted according to the syntax above.

**Table 28: Polynomial VCCS Instance Parameters**

Parameter	Description	Unit	Default
<b>ABS</b>	1 = Output is an absolute value	None	0
<b>M</b>	Multiplier to simulate multiple elements	None	1.0
<b>MAX</b>	Maximum output current	Volt	None
<b>MIN</b>	Minimum output current	Volt	None
<b>SCALE</b>	Multiplier for current	None	1.0
<b>TC1</b>	Linear (1st-order) temperature coefficient	$^{\circ}\text{K}^{-1}$	0.0
<b>TC2</b>	Quadratic (2nd-order) temperature coefficient	$^{\circ}\text{K}^{-2}$	0.0

**Polynomial VCCS Netlist Examples**

```
G21 21 0 VCCS POLY(1) 1 0 1.1 2.1 0 3.1
G31 31 0 VCCS POLY(2) 1 0 2 0 1.2 2.2 0 0 0 0 0 0 3.2 0
G41 41 0 VCCS POLY(3) 1 0 2 0 3 0 1.3 2.3 0 0
+ 0 0 0 0 0 0
+ 0 3.3 0 0 0 0 0 0 0 4.3
```

**Notes**

The functional equation for the polynomial VCCS is:

$$I(out+, out-) = polynomial \times SCALE \times M \times (1 + \Delta T \times TC1 + \Delta T^2 \times TC2)$$

If the result is less than **MIN**,

$$I(out+, out-) = MIN$$

If the result is greater than **MAX**,

$$I(out+, out-) = MAX$$

The polynomial depends on the number of inputs ( $N$ ) and the number of polynomial coefficients ( $K$ ). Each polynomial has terms of order ( $O$ ), the sum of the exponents of the elements in the

term. The list of coefficients must include coefficients for every term up to and including the complete group of terms with the highest order in the specified polynomial, using zero coefficients for any intermediate or trailing terms that should not be computed.

When  $N=1$ , the polynomial formula has one term each of order  $\mathbf{O} \{0, 1, \dots, K\}$ :

$$p_0 + p_1 \times V(in1^+, in1^-) + \dots p_K \times V(in1^+, in1^-)^K$$

For example, to specify a VCCS between nodes 21 and 0 whose output, controlled by the voltage across nodes 1 and 0, is described by the one-input polynomial  $1.1 + 2.1 \times V(1, 0) + 3.1 \times V(1, 0)^3$ , the instance statement sets coefficients  $p_0=1.1$ ,  $p_1=2.1$ ,  $p_2=0$ , and  $p_3=3.1$ :

```
G21 21 0 VCCS POLY(1) 1 0 1.1 2.1 0 3.1
```

When  $N=2$ , the polynomial formula can have more than one term in each order grouping:

$\mathbf{O} (0)$

$$p_0 +$$

$\mathbf{O} (1)$

$$p_1 \times V(in1^+, in1^-) +$$

$$p_2 \times V(in2^+, in2^-) +$$

$\mathbf{O} (2)$

$$p_3 \times V(in1^+, in1^-)^2 +$$

$$p_4 \times V(in1^+, in1^-) \times V(in2^+, in2^-) +$$

$$p_5 \times V(in2^+, in2^-)^2 +$$

$\mathbf{O} (3)$

$$p_6 \times V(in1^+, in1^-)^3 +$$

$$p_7 \times V(in1^+, in1^-)^2 \times V(in2^+, in2^-) +$$

$$p_8 \times V(in1^+, in1^-) \times V(in2^+, in2^-)^2 +$$

$$p_9 \times V(in2^+, in2^-)^3 +$$

$\mathbf{O} (4)$

...

For example, to specify a VCCS between nodes 31 and 0 whose output, controlled by voltages across node pairs (1,0) and (2,0), is described by the two-input polynomial  $1.2 + 2.2 \times V(1, 0) + 3.2 \times V(1, 0) \times V(2, 0)^2$ , the instance statement sets coefficients  $p_0=1.2$ ,  $p_1=2.2$ , and  $p_8=3.2$ . Intermediate coefficients  $p_2$  through  $p_7$  and trailing coefficient  $p_9$  are set to 0:

G31 31 0 VCCS POLY(2) 1 0 2 0 1.2 2.2 0 0 0 0 0 0 3.2 0

When  $N=3$ , the polynomial formula becomes:

**O** (0)

$p_0 +$

**O** (1)

$p_1 \times V(in1^+, in1^-) +$

$p_2 \times V(in2^+, in2^-) +$

$p_3 \times V(in3^+, in3^-) +$

**O** (2)

$p_4 \times V(in1^+, in1^-)^2 +$

$p_5 \times V(in1^+, in1^-) \times V(in2^+, in2^-) +$

$p_6 \times V(in1^+, in1^-) \times V(in3^+, in3^-) +$

$p_7 \times V(in2^+, in2^-)^2 +$

$p_8 \times V(in2^+, in2^-) \times V(in3^+, in3^-) +$

$p_9 \times V(in3^+, in3^-)^2 +$

**O** (3)

$p_{10} \times V(in1^+, in1^-)^3 +$

$p_{11} \times V(in1^+, in1^-)^2 \times V(in2^+, in2^-) +$

$p_{12} \times V(in1^+, in1^-)^2 \times V(in3^+, in3^-) +$

$p_{13} \times V(in1^+, in1^-) \times V(in2^+, in2^-)^2 +$

$p_{14} \times V(in1^+, in1^-) \times V(in2^+, in2^-) \times V(in3^+, in3^-) +$

$p_{15} \times V(in1^+, in1^-) \times V(in3^+, in3^-)^2 +$

$p_{16} \times V(in2^+, in2^-)^3 +$

$p_{17} \times V(in2^+, in2^-)^2 \times V(in3^+, in3^-) +$

$p_{18} \times V(in2^+, in2^-) \times V(in3^+, in3^-)^2 +$

$p_{19} \times V(in3^+, in3^-)^3 +$

**O** (4)




...

For example, to specify a VCCS between nodes 41 and 0 whose output, controlled by the voltages across node pairs (1, 0), (2, 0), and (3, 0), is described by the three-input polynomial  $1.3 + 2.3 \times V(1, 0) + 3.3 \times V(1, 0)^2 \times V(2, 0) + 4.3 \times V(3, 0)^3$ , the instance statement sets coefficients  $p0=1.3$ ,  $p1=2.3$ ,  $p11=3.3$ , and  $p19=4.3$ . Intermediate coefficients  $p2$  through  $p10$  and  $p12$  through  $p18$  are set to 0 (since  $p19$  is the coefficient for the highest term with order 3, no trailing zeros are needed):

```
G41 41 0 VCCS POLY(3) 1 0 2 0 3 0 1.3 2.3 0 0
+ 0 0 0 0 0 0
+ 0 3.3 0 0 0 0 0 0 0 4.3
```

## Voltage-Controlled Current Source, Piecewise Linear



### Piecewise Linear VCCS Netlist Format

The format for a piecewise linear voltage-controlled current source (VCCS) is:

```
Gxxxx out+ out- [VCCS] PWL(1) in+ in-
```

```
[DELTA=val] [SCALE=scale] [M=val]
```

```
[TC1=val] [TC2=val]
```

```
x1 y1 [... xK yK ]
```

or

```
Gxxxx out+ out- [VCCS] NPWL(1) in+ in-
```

```
[DELTA=val] [SCALE=scale] [M=val]
```

```
[TC1=val] [TC2=val]
```

$x1\ y1\ [\dots\ xK\ yK]$

or

**G***xxxx* *out+* *out-* [**VCCS**] **PPWL**(**1**) *in+* *in-*

[**DELTA**=*val*] [**SCALE**=*scale*] [**M**=*val*]

[**TC1**=*val*] [**TC2**=*val*]

$x1\ y1\ [\dots\ xK\ yK]$

*out+* is the positive node and *out-* is the negative node of the current source. The entry **VCCS** is the default for the **G** element type. The entry **PWL**, **NPWL**, or **PPWL** is required to identify the piecewise linear VCVS type. **NPWL** simulates an N-type symmetrical bidirectional switch or transfer gate, **PPWL** simulates the P-type device. *in+* and *in-* are the positive and negative nodes for the control voltage.

The *x y* pairs are the input voltage values and the corresponding output current values. For intermediate values that are not in the list of *x* values, the simulator calculates the corresponding output by interpolation on the given values. The use of the **DELTA** parameter allows you to control the curvature of the interpolation to guarantee that the 1st derivative of the curve is continuous.


**Table 29: Piecewise Linear VCCS Instance Parameters**

Parameter	Description	Unit	Default
<b>DELTA</b>	Distance over which curvature is applied in the interpolation function  Zero produces linear interpolation, positive values produce continuous curvature over the waveform  Maximum is one-half of the smallest difference between control (input) values	None	One-fourth of the smallest difference between control (input) values
<b>M</b>	Multiplier to simulate multiple elements	None	1.0
<b>SCALE</b>	Multiplier for current	None	1.0
<b>TC1</b>	Linear (1st-order) temperature coefficient	°K <sup>-1</sup>	0.0
<b>TC2</b>	Quadratic (2nd-order) temperature coefficient	°K <sup>-2</sup>	0.0

### Piecewise Linear VCCS Netlist Example

```
Gpwl1 30 0 VCCS PWL(1) 21 0
+ 0.0 0.0
+ 0.5 0.1e-3
+ 1.0 0.2e-3
+ 4.0 4.5e-3
+ 4.5 4.75e-3
+ 5.0 5.0e-3
```

## Voltage-Controlled Current Source, Behavioral (Netlist Only)



### Behavioral VCCS Netlist Format

The format for a behavioral voltage-controlled current source (VCCS) is:

```
Gxxxx out+ out- CUR= 'expression' [MAX=val] [MIN=val]
[M=val] [SCALE=val]
```

*out+* is the positive node and *out-* is the negative node of the current source.

The label **CUR=** is optional, but the *expression* must be given, and should be enclosed in single or double quotes. The *expression* defines the output current as a function of the input voltage *V* (*in+*, *in-*) and other values in the circuit.

See *Names, Numbers, Constructs, and Expressions* in the Circuit Design File Formats help topic for details.

**Note:**

The Behavioral VCCS is available for use in netlists, but is not supported in the Components window of the **Electronics Desktop Schematic Editor**.

**Table 30: Behavioral VCCS Instance Parameters**

Parameter	Description	Unit	Default
<b>CUR</b>	Expression for output current	Amp	None
<b>M</b>	Multiplier to simulate multiple elements	None	1.0
<b>MAX</b>	Maximum output current	Volt	None
<b>MIN</b>	Minimum output current	Volt	None
<b>SCALE</b>	Multiplier for current	None	1.0

**Netlist Example**

```
G21 21 0 CUR='V(25,0)/2' MAX=5.0e-3 MIN=0.1e-3
```

## Voltage-Controlled Voltage Source, Behavioral Delay (Netlist Only)

**VCVS Behavioral Delay Netlist Format**

The format for a voltage-controlled voltage source (VCVS) with behavioral delay is:

```
Exxxx out+ out- [VCVS] [DELAY] in+ in- TD='expression' [SCALE=val]
[MAX=val] [MIN=val] [TDMIN=val] [TDMAX=val]
```

*Out+* is the positive node and *out-* is the negative node of the voltage source. The optional entry **VCVS** is the default for the E element type. The optional entry **DELAY** selects the E element delay type. *In+* and *in-* are the positive and negative nodes for the control voltage.

The *expression* should be enclosed in single or double quotes. The *expression* defines the device delay as a function of node voltage and current branch values in the circuit. See *Names, Numbers, Constructs, and Expressions* in the Circuit Design File Formats topic for details.

If the result of the expression is less than **MIN**,

$$V(out+) - V(out-) = \mathbf{MIN}$$

If the result is greater than **MAX**,

$$V(out+) - V(out-) = \mathbf{MAX}$$

Also, if the result of the expression is less than **TDMIN**,

**TD = TDMIN**

If the result is greater than **TDMAX**,

**TD = TDMAX**

**Table 44: Behavioral VCVS Instance Parameters**

Parameter	Description	Unit	Default
<b>SCALE</b>	Multiplier for voltage	None	1.0
<b>MAX</b>	Maximum output voltage	Volt	None
<b>MIN</b>	Minimum output voltage	Volt	None
<b>TD</b>	Expression for time delay (must be $\geq 0$ )	Second	None
<b>TDMAX</b>	Maximum time delay	Second	10ns
<b>TDMIN</b>	Minimum timedelay	Second	0+


### Netlist Example

```
E23 outplus outminus VCVS DELAY cplus cminus TD='V(1)* I(V2)'
```

#### Note:

1. The Behavioral Delay VCVS is available for use in netlists, but is not supported in the Components window of the **Electronics Desktop Schematic Editor**.
2. The expression for time delay cannot be a function of only in and out nodes of the device.

## Voltage-Controlled Resistor, Multi-Input Gate



The format for an N-input AND gate voltage-controlled resistor (VCR) is:

```
Gxxxx out+ out- VCR AND (N) in1+ in1- ... inN+ inN-
minval1 outval1 ... minvalK outvalK
[DELTA=val] [TC1=val] [TC2=val] [SCALE=val] [M=val]
```

The format for an N-input NAND gate VCR is:

```
Gxxxx out+ out- VCR NAND (N) in1+ in1- ... inN+ inN-
minval1 outval1 ... minvalK outvalK
[DELTA=val] [TC1=val] [TC2=val] [SCALE=val] [M=val]
```

The format for an N-input OR gate VCR is:

```
Gxxxx out+ out- VCR OR (N) in1+ in1- ... inN+ inN-
maxval1 outval1 ... maxvalK outvalK
[DELTA=val] [TC1=val] [TC2=val] [SCALE=val] [M=val]
```

The format for an N-input NOR gate VCR is:

```
Gxxxx out+ out- VCR NOR (N) in1+ in1- ... inN+ inN-
maxval1 outval1 ... maxvalK outvalK
[DELTA=val] [TC1=val] [TC2=val] [SCALE=val] [M=val]
```

*out+* and *out-* are the nodes of the output resistance. The entry **VCR** is required to identify the voltage-controlled resistor type. *in1+ in1- ... inN+ inN-* are the positive and negative node pairs for the multiple control voltage inputs. The number of input node pairs (*N*) in the list must be the same as the value specified for **AND(N)**, **NAND(N)**, **OR(N)**, or **NOR(N)**.

**Table 31: Multi-Input Gate VCR Instance Parameters**

Parameter	Description	Unit	Default
<b>DELTA</b>	Distance over which curvature is applied in the interpolation function  Zero produces linear interpolation, positive values produce continuous curvature over the waveform  Maximum is one-half of the smallest difference between control (input) values	None	One-fourth of the smallest difference between control (input) values
<b>M</b>	Divisor to simulate parallel elements	None	1.0
<b>SCALE</b>	Scale factor for resistance	None	1.0
<b>TC1</b>	Linear (1st-order) temperature coefficient	°K <sup>-1</sup>	0.0
<b>TC2</b>	Quadratic (2nd-order) temperature coefficient	°K <sup>-2</sup>	0.0

**VCR Gate Netlist Examples**

These two-input examples assume logic “0” is 0.0 mΩ output at 0.0 volts input, and logic “1” is 5.0 mΩ output at 5.0 volts input.

```
Gand2 30 0 VCR AND(2) 21 0 22 0
+ 0.0 0.0
+ 0.5 0.1e-3
+ 1.0 0.2e-3
+ 4.0 4.5e-3
+ 4.5 4.75e-3
+ 5.0 5.0e-3
```

```
Gnand2 40 0 VCR NAND(2) 23 0 24 0
+ 0.0 5.0e-3
+ 0.5 4.75e-3
+ 1.0 4.5e-3
+ 4.0 0.2e-3
+ 4.5 0.1e-3
+ 5.0 0.0e-3
```

```
Gor2 50 0 VCR OR(2) 25 0 26 0
+ 0.0 0.0e-3
+ 0.5 0.1e-3
+ 1.0 0.2e-3
+ 4.0 4.5e-3
```

```

+ 4.5 4.75e-3
+ 5.0 5.0e-3

Gnor2 60 0 VCR NOR(2) 27 0 28 0
+ 0.0 5.0e-3
+ 0.5 4.75e-3
+ 1.0 4.5e-3
+ 4.0 0.2e-3
+ 4.5 0.1e-3
+ 5.0 0.0e-3

```

See the examples for the "[Voltage-Controlled Voltage Source, Multi-Input Gate](#)" on page 5-57 element for samples of simulation runs produced by these devices.

### Notes on *minval*, *maxval*, *outval* parameters

The output is specified as a function of the inputs using a set of pairs (*minval*, *outval* or *maxval*, *outval*), separated by spaces and/or commas. Voltages are specified in volts, resistances in Ohms. The pairs should be entered in ascending order of *minval* or *maxval* (see Netlist Examples). Any number of pairs may be specified.

**Note:** In the **Schematic Editor** component Property windows, the Gate components use property names **IN1**, **IN2**, ...**INK** for the *minval* and *maxval* parameters, and **OUT1**, **OUT2**, ...**OUTK** for the *outval* parameters.

For **AND** and **NAND** gates, the simulator finds the minimum difference between all pairs of inputs:

$$mindiff = \text{MIN}[V(in1^+ - in1^-), V(in2^+ - in2^-), \dots V(inN^+ - inN^-)]$$

The simulator matches *mindiff* to the list of entries *minval1* ... *minvalK* in the instance statement, and sets the output to the corresponding *outval*.

When *mindiff* is equal to the voltage that represents logic "0" or logic "1," the corresponding output from an **AND** or **NAND** gate should be set accordingly.

Values of *mindiff* that are intermediate between the logic "0" and "1" voltages represent transitional values. For intermediate values that are not in the list of *minvals*, the simulator calculates the corresponding output by interpolation from the given values. The use of the **DELTA** parameter allows you to control the curvature of the interpolation to guarantee that the 1st derivative of the curve is continuous.

For values of *mindiff* that are below the range of listed input voltages, the simulator sets the output resistance to the one corresponding to the smallest input voltage in the list. For values of *mindiff* that are above the range of listed input voltages, the simulator sets the output resistance to the one corresponding to the largest input voltage in the list.



For **OR** and **NOR** gates, the simulator finds the maximum difference between all pairs of inputs:

$$\text{maxdiff} = \text{MAX}[V(\text{in}1^+ - \text{in}1^-), V(\text{in}2^+ - \text{in}2^-), \dots V(\text{in}N^+ - \text{in}N^-)]$$


The simulator matches *maxdiff* to the list of entries *maxval1* ... *maxvalK* in the instance statement, and sets the output to the corresponding *outval*.

When *maxdiff* is equal to the voltage that represents logic “0” or logic “1,” the corresponding output from an **OR** or **NOR** gate should be set accordingly.

Values of *maxdiff* that are intermediate between the logic “0” and “1” voltages represent transitional values. For intermediate values that are not in the list, the simulator calculates the corresponding output by interpolation on the given values, using the **DELTA** parameter as discussed above.

For values of *maxdiff* that are below the range of listed input voltages, the simulator sets the output resistance to the one corresponding to the smallest input voltage in the list. For values of *maxdiff* that are above the range of listed input voltages, the simulator sets the output resistance to the one corresponding to the largest input voltage in the list.

## Voltage-Controlled Resistor, Linear



### Linear VCR Netlist Format

The format for a linear voltage-controlled resistor (VCR) is:

```
Gxxxx out+ out- VCRin+ in- [TRANS=]transfactor
[MAX=val] [MIN=val] [M=val]
[TC1=val] [TC2=val] [SCALE=val]
```

*out+* is the positive node and *out-* is the negative node of the resistor. **VCR** is required for the **G** element voltage-controlled resistor type. *in+* and *in-* are the positive and negative nodes for the

control voltage. The label **TRANS=** is optional, but the *transfactor* must be given. *transfactor* is the conversion factor from input voltage to output resistance.

**Table 32: Linear VCR Instance Parameters**

Parameter	Description	Unit	Default
<b>M</b>	Number of elements in parallel (divisor)	None	1.0
<b>MAX</b>	Maximum output resistance	Ohm	None
<b>MIN</b>	Minimum output resistance	Ohm	None
<b>SCALE</b>	Multiplier for resistance	None	1.0
<b>TC1</b>	Linear (1st-order) temperature coefficient	°K <sup>-1</sup>	0.0
<b>TC2</b>	Quadratic (2nd-order) temperature coefficient	°K <sup>-2</sup>	0.0
<b>TRANS</b>	Conversion factor from input voltage to output resistance	Ohm/Volt	0.0

### Linear VCR Netlist Example

```
Gres1 22 23 VCR 32 33 200 MAX=1000 MIN=50
```

### Notes

The functional equation for the linear VCR is:

$$R(n+, n-) = [\textit{transfactor} \times (V(in+) - V(in-)) \times \text{SCALE} \times (1 + \Delta T \times \text{TC1} + \Delta T^2 \times \text{TC2})] / \text{M}$$


If the result is less than **MIN**,

$$R(n+, n-) = \text{MIN}$$

If the result is greater than **MAX**,

$$R(n+, n-) = \text{MAX}$$

## Voltage-Controlled Resistor, Polynomial



### Polynomial VCR Netlist Format

The format for a polynomial voltage-controlled resistor (VCR) is:

```
Gxxxx out+ out- VCR POLY (N)
in1+ in1- [in2+ in2- [in3+ in3-]]
[MAX=val] [MIN=val] [SCALE=scale] [M=val]
[TC1=val] [TC2=val]
p0 [p1 ... pK ]
```

*out+* is the positive node and *out-* is the negative node of the resistor. The entry **VCR** is required to select the voltage-controlled resistor type. The entry **POLY** is required to identify the polynomial VCR. The number of input voltage pairs, *N*, can be 1, 2, or 3. If *N* is not specified, 1 input is the default. *in+* and *in-* are the *N* pairs of positive and negative nodes for the control voltages. *p0* through *pK* are the *K* coefficients for the polynomial function. One coefficient must be provided.

#### Note:

When *N*=1 (one input pair), a single coefficient is interpreted as *p1* (*p0* is set to 0.0). Two or more coefficients are interpreted according to the syntax above.

**Table 33: Polynomial VCR Instance Parameters**

Parameter	Description	Unit	Default
<b>M</b>	Divisor to simulate multiple elements	None	1.0
<b>MAX</b>	Maximum output resistance	Volt	None
<b>MIN</b>	Minimum output resistance	Volt	None

Parameter	Description	Unit	Default
<b>SCALE</b>	Multiplier for resistance	None	1.0
<b>TC1</b>	Linear (1st-order) temperature coefficient	°K <sup>-1</sup>	0.0
<b>TC2</b>	Quadratic (2nd-order) temperature coefficient	°K <sup>-2</sup>	0.0

### Polynomial VCR Netlist Examples

```
G21 21 0 VCR POLY(1) 1 0 1.1 2.1 0 3.1
```

```
G31 31 0 VCR POLY(2) 1 0 2 0 1.2 2.2 0 0 0 0 0 0 0 3.2 0
```

```
G41 41 0 VCR POLY(3) 1 0 2 0 3 0 1.3 2.3 0 0
```

```
+ 0 0 0 0 0 0
```

```
+ 0 3.3 0 0 0 0 0 0 0 4.3
```

### Notes

The functional equation for the polynomial VCR is:

$$R(out+, out-) = [polynomial \times \mathbf{SCALE} \times (1 + \Delta T \times \mathbf{TC1} + \Delta T^2 \times \mathbf{TC2})] / \mathbf{M}$$

If the result is less than **MIN**,

$$R(out+, out-) = \mathbf{MIN}$$

If the result is greater than **MAX**,

$$R(out+, out-) = \mathbf{MAX}$$

The polynomial depends on the number of inputs ( $N$ ) and the number of polynomial coefficients ( $K$ ). Each polynomial has terms of order ( $O$ ), the sum of the exponents of the elements in the term. The list of coefficients must include coefficients for every term up to and including the complete group of terms with the highest order in the specified polynomial, using zero coefficients for any intermediate or trailing terms that should not be computed.

When  $N=1$ , the polynomial formula has one term each of order  $O \{0, 1, \dots, K\}$ :

$$p_0 + p_1 \times V(in1^+, in1^-) + \dots + p_K \times V(in1^+, in1^-)^K$$

Each coefficient must be a real value or zero to represent a missing term. For example, to specify a VCR between nodes 21 and 0 whose output, controlled by the voltage across nodes 1 and 0, is described by the one-input polynomial  $1.1 + 2.1 \times V(1, 0) + 3.1 \times V(1, 0)^3$ , the instance statement sets coefficients  $p_0=1.1$ ,  $p_1=2.1$ ,  $p_2=0$ , and  $p_3=3.1$ :

```
G21 21 0 VCR POLY(1) 1 0 1.1 2.1 0 3.1
```

When  $N=2$ , the polynomial formula can have more than one term in each order grouping:

○ (0)

$p_0 +$

○ (1)

$p_1 \times V(in1^+, in1^-) +$

$p_2 \times V(in2^+, in2^-) +$

○ (2)

$p_3 \times V(in1^+, in1^-)^2 +$

$p_4 \times V(in1^+, in1^-) \times V(in2^+, in2^-) +$

$p_5 \times V(in2^+, in2^-)^2 +$

○ (3)

$p_6 \times V(in1^+, in1^-)^3 +$

$p_7 \times V(in1^+, in1^-)^2 \times V(in2^+, in2^-) +$

$p_8 \times V(in1^+, in1^-) \times V(in2^+, in2^-)^2 +$

$p_9 \times V(in2^+, in2^-)^3 +$

○ (4)

...

For example, to specify a VCR between nodes 31 and 0 whose output, controlled by the voltages across node pairs (1, 0) and (2, 0), is described by the two-input polynomial  $1.2 + 2.2 \times V(1, 0) + 3.2 \times V(1, 0) \times V(2, 0)^2$ , the instance statement sets coefficients  $p_0=1.2$ ,  $p_1=2.2$ , and  $p_8=3.2$ . Intermediate coefficients  $p_2$  through  $p_7$  and trailing coefficient  $p_9$  are set to 0:

```
G31 31 0 VCR POLY(2) 1 0 2 0 1.2 2.2 0 0 0 0 0 0 3.2 0
```

When  $N=3$ , the polynomial formula becomes:

○ (0)

$p_0 +$

○ (1)

$p_1 \times V(in1^+, in1^-) +$

$p_2 \times V(in2^+, in2^-) +$

$p_3 \times V(in3^+, in3^-) +$

**O (2)**

$$\begin{aligned}
 & p4 \times V(in1^+, in1^-)^2 + \\
 & p5 \times V(in1^+, in1^-) \times V(in2^+, in2^-) + \\
 & p6 \times V(in1^+, in1^-) \times V(in3^+, in3^-) + \\
 & p7 \times V(in2^+, in2^-)^2 + \\
 & p8 \times V(in2^+, in2^-) \times V(in3^+, in3^-) + \\
 & p9 \times V(in3^+, in3^-)^2 +
 \end{aligned}$$

**O (3)**

$$\begin{aligned}
 & p10 \times V(in1^+, in1^-)^3 + \\
 & p11 \times V(in1^+, in1^-)^2 \times V(in2^+, in2^-) + \\
 & p12 \times V(in1^+, in1^-)^2 \times V(in3^+, in3^-) + \\
 & p13 \times V(in1^+, in1^-) \times V(in2^+, in2^-)^2 + \\
 & p14 \times V(in1^+, in1^-) \times V(in2^+, in2^-) \times V(in3^+, in3^-) + \\
 & p15 \times V(in1^+, in1^-) \times V(in3^+, in3^-)^2 + \\
 & p16 \times V(in2^+, in2^-)^3 + \\
 & p17 \times V(in2^+, in2^-)^2 \times V(in3^+, in3^-) + \\
 & p18 \times V(in2^+, in2^-) \times V(in3^+, in3^-)^2 + \\
 & p19 \times V(in3^+, in3^-)^3 +
 \end{aligned}$$

**O (4)**


...

For example, to specify a VCR between nodes 41 and 0 whose output, controlled by voltages across node pairs (1, 0), (2, 0), and (3, 0), is described by the three-input polynomial  $1.3 + 2.3 \times V(1, 0) + 3.3 \times V(1, 0)^2 \times V(2, 0) + 4.3 \times V(3, 0)^3$ , the instance statement sets coefficients  $p0=1.3$ ,  $p1=2.3$ ,  $p11=3.3$ , and  $p19=4.3$ . Intermediate coefficients  $p2$  through  $p10$  and  $p12$  through  $p18$  are set to 0 (since  $p19$  is the coefficient for the highest term with order 3, no trailing zeros are needed):

```

G41 41 0 VCR POLY (3) 1 0 2 0 3 0 1.3 2.3 0 0
+ 0 0 0 0 0 0
+ 0 3.3 0 0 0 0 0 0 0 4.3
    
```

## Voltage-Controlled Resistor, Piecewise Linear



### Piecewise Linear VCR Netlist Format

The format for a piecewise linear voltage-controlled resistor (VCR) is:

```
Gxxxx out+ out- VCR PWL(1) in+ in-
```

```
[DELTA=val] [SCALE=scale] [M=val]
```

```
[TC1=val] [TC2=val]
```

```
x1 y1 [... xK yK ]
```

or

```
Gxxxx out+ out- VCR NPWL(1) in+ in-
```

```
[DELTA=val] [SCALE=scale] [M=val]
```

```
[TC1=val] [TC2=val]
```

```
x1 y1 [... xK yK ]
```

or

```
Gxxxx out+ out- VCR PPWL(1) in+ in-
```

```
[DELTA=val] [SCALE=scale] [M=val]
```

```
[TC1=val] [TC2=val]
```

```
x1 y1 [... xK yK ]
```

*out+* is the positive node and *out-* is the negative node of the resistor. The entry **VCR** is required to select the voltage-controlled resistor element type. The entry **PWL**, **NPWL**, or **PPWL** is required to identify the piecewise linear VCR type. **NPWL** simulates an N-type device, **PPWL**

simulates the P-type device. *in+* and *in-* are the positive and negative nodes for the control voltage.

The *x y* pairs are the input voltage values and the corresponding output resistance values. **The x-values (voltages) must be in ascending order.** For intermediate values that are not in the list of *x* values, the simulator calculates the corresponding output by interpolation on the given values. The use of the **DELTA** parameter allows you to control the curvature of the interpolation to guarantee that the 1st derivative of the curve is continuous.

**Table 34: Piecewise Linear VCR Instance Parameters**


Parameter	Description	Unit	Default
<b>DELTA</b>	Distance over which curvature is applied in the interpolation function  Zero produces linear interpolation, positive values produce continuous curvature over the waveform  Maximum is one-half of the smallest difference between control (input) values	None	One-fourth of the smallest difference between control (input) values
<b>M</b>	Divisor to simulate multiple elements	None	1.0
<b>SCALE</b>	Multiplier for resistance	None	1.0
<b>TC1</b>	Linear (1st-order) temperature coefficient	°K <sup>-1</sup>	0.0
<b>TC2</b>	Quadratic (2nd-order) temperature coefficient	°K <sup>-2</sup>	0.0

### Piecewise Linear VCR Netlist Example

```
G231 30 0 VCR PWL(1) 21 0
+ 0.0 0.0
+ 0.5 10
+ 1.0 50
+ 4.0 100
+ 4.5 500
+ 5.0 1000
```

## Voltage-Controlled Voltage Source, Delay





### VCVS Delay Netlist Form

The format for a voltage-controlled voltage source with delay is:

```
Exxxx out+ out- [VCVS] DELAY in+ in- TD=val
[SCALE=val] [TC1=val] [TC2=val]
```

*out+* is the positive node and *out-* is the negative node of the voltage source. The entry **VCVS** is the default for the **E** element type. The entry **DELAY** selects the E element delay type. *in+* and *in-* are the positive and negative nodes for the control voltage.

**Table 35: Delay VCVS Instance Parameters**


Parameter	Description	Unit	Default
<b>SCALE</b>	Multiplier for voltage	None	1.0
<b>TC1</b>	Linear (1st-order) temperature coefficient	$^{\circ}\text{K}^{-1}$	0.0
<b>TC2</b>	Quadratic (2nd-order) temperature coefficient	$^{\circ}\text{K}^{-2}$	0.0
<b>TD</b>	Time delay (must be $\geq 0$ )	Second	None

### VCVS Delay Netlist Example


```
E23 outplus outminus VCVS DELAY cplus cminus TD=2.0e-5
```

### Notes

The following figure illustrates the operation of the VCVS delay element:



## Voltage-Controlled Voltage Source, Foster (Netlist Only)



### Foster VCVS Netlist Format

The format for a Pole-Residue (Foster) format voltage-controlled voltage source (VCVS) is:

```
Exxxx out+ out- FOSTERin+ in- C1 C2
+ ( Re{r1}, Im{r1} ) / ( Re{p1}, Im{p1} )
+ [ ( Re{r2}, Im{r2} ) / ( Re{p2}, Im{p2} ) ] ...
```

*out+* is the positive node and *out-* is the negative node of the voltage source. **FOSTER** identifies the element type. *in+* and *in-* are the positive and negative nodes for the control voltage drop.

*C1* is the proportional constant and *C2* is the derivative constant.  $Re\{r_i\}$  and  $Im\{r_i\}$  are the real and imaginary parts of the residues.  $Re\{p_i\}$  and  $Im\{p_i\}$  are the real and imaginary parts of the corresponding poles.

The Foster VCVS is available for use in netlists, but is not supported in the Components window of the **Schematic Editor**.


### Foster VCVS Netlist Example

```

E55 net2 0 FOSTER net6 0 0.002 -0.005
+ (-2.23e12, 0) / (-9.534e12, 0)
+ (-54.959e10, 1) / (-1.1165e11, -1e-10)
+ (-54.959e10, -1) / (-1.1165e11, 1e-10)

```

## Voltage-Controlled Voltage Source, Multi-Input Gate



### VCVS Gate Netlist Format

The format for an N-input AND gate VCVS is:

```

Exxxx out+ out- [VCVS] AND (N) in1+ in1- ... inN+ inN-
minval1 outval1 ... minvalK outvalK
[DELTA=val] [TC1=val] [TC2=val] [SCALE=val]

```

The format for an N-input NAND gate VCVS is:

```
Exxxx out+ out- [VCVS] NAND(N) in1+ in1- ... inN+ inN-
minval1 outval1 ... minvalK outvalK
[DELTA=val] [TC1=val] [TC2=val] [SCALE=val]
```

The format for an N-input OR gate VCVS is:

```
Exxxx out+ out- [VCVS] OR(N) in1+ in1- ... inN+ inN-
maxval1 outval1 ... maxvalK outvalK
[DELTA=val] [TC1=val] [TC2=val] [SCALE=val]
```

The format for an N-input NOR gate VCVS is:

```
Exxxx out+ out- [VCVS] NOR(N) in1+ in1- ... inN+ inN-
maxval1 outval1 ... maxvalK outvalK
[DELTA=val] [TC1=val] [TC2=val] [SCALE=val]
```

The format for a 2-input XOR gate VCVS is:

```
Axxxx out+ out- in1+ in1- in2+ in2- [SCALE=val]
+ component=vcvs_xor
```

*out+* and *out-* are the nodes of the voltage output. The entry **VCVS** is the default for the **E** element type. *in1+* *in1-* ... *inN+* *inN-* are the positive and negative node pairs for the multiple control voltage inputs. The number of input node pairs (*N*) in the list must be the same as the value specified for **AND**(*N*), **NAND**(*N*), **OR**(*N*), or **NOR**(*N*).

The entry **component=vcvs\_xor** is required only for the 2-input VCVS XOR gate. The 2-input VCVS XOR gate syntax uses inputs *in1+*, *in1-*, *in2+*, and *in2-* and only one parameter, **SCALE**.

**Table 36: Multi-Input Gate VCVS Instance Parameters**


Parameter	Description	Unit	Default
<b>DELTA</b>	Distance over which curvature is applied in the interpolation function  Zero produces linear interpolation, positive values produce continuous curvature over the waveform  Maximum is one-half of the smallest difference between control (input) values	None	One-fourth of the smallest difference between control (input) values
<b>SCALE</b>	Scale factor for voltage	None	1.0
<b>TC1</b>	Linear (1st-order) temperature coefficient	°K <sup>-1</sup>	0.0
<b>TC2</b>	Quadratic (2nd-order) temperature coefficient	°K <sup>-2</sup>	0.0

## VCVS Gate Netlist Examples

These two-input examples assume logic “0” is 0.0 volts output at 0.0 volts input, and logic “1” is 5.0 volts output at 5.0 volts input.


```
Eand2 30 0 VCVS AND(2) 21 0 22 0
+ 0.0 0.0
+ 0.5 0.1
+ 1.0 0.2
+ 4.0 4.5
+ 4.5 4.75
+ 5.0 5.0
```

Here is a sample simulation showing the output of this element:




```
Enand2 40 0 VCVS NAND(2) 23 0 24 0
+ 0.0 5.0
+ 0.5 4.75
+ 1.0 4.5
+ 4.0 0.2
+ 4.5 0.1
+ 5.0 0.0
```

Here is a sample simulation showing the output of this element:




```
Eor2 50 0 VCVS OR(2) 25 0 26 0  
+ 0.0 0.0  
+ 0.5 0.1  
+ 1.0 0.2  
+ 4.0 4.5  
+ 4.5 4.75  
+ 5.0 5.0
```

Here is a sample simulation showing the output of this element:



```
Enor2 60 0 VCVS NOR(2) 27 0 28 0
+ 0.0 5.0
+ 0.5 4.75
+ 1.0 4.5
+ 4.0 0.2
+ 4.5 0.1
+ 5.0 0.0
```

Here is a sample simulation showing the output of this element:



### Notes on minval, maxval, outval parameters

The output for the **AND** ( $N$ ), **NAND** ( $N$ ), **OR** ( $N$ ), and **NOR** ( $N$ ) is specified as a function of the inputs using a set of pairs ( $minval$ ,  $outval$  or  $maxval$ ,  $outval$ ), separated by spaces and/or commas. Voltages are specified in volts. The pairs should be entered in ascending order of  $minval$  or  $maxval$  (see Netlist Examples). Any number of pairs may be specified.

**NOTE:** In the **Schematic Editor** component Property dialogs, the Gate components use property names **IN1**, **IN2**, ...**INK** for the  $minval$  and  $maxval$  parameters, and **OUT1**, **OUT2**, ...**OUTK** for the  $outval$  parameters.

For **AND** and **NAND** gates, the simulator finds the minimum difference between all pairs of inputs:

$$mindiff = \text{MIN}[V(in1^+ - in1^-), V(in2^+ - in2^-), \dots V(inN^+ - inN^-)]$$

The simulator matches  $mindiff$  to the list of entries  $minval1 \dots minvalK$  in the instance statement, and sets the output to the corresponding  $outval$ .

When  $mindiff$  is equal to the voltage that represents logic "0" or logic "1," the corresponding output from an **AND** or **NAND** gate should be set accordingly.

Values of  $mindiff$  that are intermediate between the logic "0" and "1" voltages represent transitional values. For intermediate values that are not in the list of  $minvals$ , the simulator calculates the corresponding output by interpolation from the given values. The use of the **DELTA** parameter allows you to control the curvature of the interpolation to guarantee that the 1st derivative of the curve is continuous.



For values of *mindiff* that are below the range of listed input voltages, the simulator sets the output voltage to the one corresponding to the smallest input voltage in the list. For values of *mindiff* that are above the range of listed input voltages, the simulator sets the output voltage to the one corresponding to the largest input voltage in the list.

For **OR** and **NOR** gates, the simulator finds the maximum difference between all pairs of inputs:

$$\text{maxdiff} = \text{MAX}[V(\text{in}1^+ - \text{in}1^-), V(\text{in}2^+ - \text{in}2^-), \dots V(\text{in}N^+ - \text{in}N^-)]$$


The simulator matches *maxdiff* to the list of entries *maxval1* ... *maxvalK* in the instance statement, and sets the output to the corresponding *outval*.

When *maxdiff* is equal to the voltage that represents logic “0” or logic “1,” the corresponding output from an **OR** or **NOR** gate should be set accordingly.

Values of *maxdiff* that are intermediate between the logic “0” and “1” voltages represent transitional values. For intermediate values that are not in the list, the simulator calculates the corresponding output by interpolation on the given values, using the **DELTA** parameter as discussed above.

For values of *maxdiff* that are below the range of listed input voltages, the simulator sets the output voltage to the one corresponding to the smallest input voltage in the list. For values of *maxdiff* that are above the range of listed input voltages, the simulator sets the output voltage to the one corresponding to the largest input voltage in the list.

## Voltage-Controlled Voltage Source, Laplace



### VCVS Laplace Netlist Format

The voltage-controlled voltage source with Laplace transfer function has the following format:

```
Exxxx out+ out- LAPLACE in+ in- a0[,] ... aN /b0[,] ...bD
[SCALE=val] [TC1=val] [TC2=val]
```

*out+* is the positive node and *out-* is the negative node of the current source. The entry **LAPLACE** selects the E element Laplace transfer function type. *in+* and *in-* are the positive and negative nodes for the control voltage. The division symbol (/) in the instance line is required syntax.

**Note:**

Comma separators between the *a* and *b* entries are optional. Spaces may be used as separators instead of commas.

The function of the device is expressed as:

$$V(out+, out-) = SCALE \times H(s) \times V(in+, in-)$$

The transfer function  $H(s)$  is the ratio of two polynomials in the complex variable  $s$ .

$H(s)$  is specified by giving the coefficients of the transfer function polynomials:

$$H(s) = \frac{a_0 + a_1s + a_2s^2 + \dots}{b_0 + b_1s + b_2s^2 + \dots}$$

The coefficients ( $a_0 \dots a_N$ ) specify the numerator polynomial of the ratio. The coefficients ( $b_0 \dots b_D$ ) specify the denominator polynomial. The subscripts  $N$  and  $D$  represent the order of the numerator and denominator respectively. The first coefficients in both numerator and denominator ( $a_0$  and  $b_0$ ) are constants, which must be specified even if they are zero. Thus, leading zeros are significant. In addition, intermediate zero-valued coefficients must be explicitly supplied in order to have the non-zero coefficients applied to the correct powers of  $s$ . Trailing zeros are not significant, and are automatically removed.

For example, to specify the following transfer function (where coefficient  $a_1=0$ ):

$$H(s) = \frac{1 + 2s^2}{1 + s + 3s^2}$$

The netlist contains the following statement:

```
Eex1 out gnd LAPLACE in gnd 1, 0, 2 / 1, 1, 3
```

**Note:**


The order of the numerator (N) may not exceed the order of the denominator (D), otherwise Nexxim posts an error message and disregard the device.

**Table 37: Laplace VCVS Instance Parameters**

Parameter	Description	Unit	Default
<i>a0 ... aN</i>	Coefficients of the numerator polynomial (coefficient syntax)	None	None
<i>b0 ... bD</i>	Coefficients of the denominator polynomial (coefficient syntax)	None	None
<b>SCALE</b>	Scale factor for voltage	None	1.0
<b>TC1</b>	Linear (1st-order) temperature coefficient	$^{\circ}\text{K}^{-1}$	0.0
<b>TC2</b>	Quadratic (2nd-order) temperature coefficient	$^{\circ}\text{K}^{-2}$	0.0

**VCVS Laplace Netlist Example**

```
E21 21 0 LAPLACE 31 0 0.1 2.2 -.3 / 0.25 -2.1 0.33 -.4
```

**Voltage-Controlled Voltage Source, Linear****Linear VCVS Netlist Format**

The format for a linear voltage-controlled voltage source (VCVS) is:

```
Exxxx out+ out- [VCVS] in+ in- [GAIN=]gain
```

[**MAX**=val] [**MIN**=val]

[**SCALE**=scale] [**TC1**=val] [**TC2**=val] [**ABS**=0|1]

*out+* is the positive node and *out-* is the negative node of the voltage source. The entry **VCVS** is the default for the **E** element type. *in+* and *in-* are the positive and negative nodes for the control voltage.

The functional equation for the linear VCVS is:

$$V(out+) - V(out-) = \mathbf{GAIN} \times (V(in+) - V(in-)) \times \mathbf{SCALE} \times (1 + \Delta T \times (\mathbf{TC1} + \Delta T \times \mathbf{TC2}))$$

If the result is less than **MIN**,

$$V(out+) - V(out-) = \mathbf{MIN}$$

If the result is greater than **MAX**,

$$V(out+) - V(out-) = \mathbf{MAX}$$

**Table 38: Linear VCVS Instance Parameters**


Parameter	Description	Unit	Default
<b>ABS</b>	1 = Output is an absolute value	None	0
<b>GAIN</b>	Voltage gain (multiplier applied to control voltage)	None	1.0
<b>MAX</b>	Maximum output voltage	Volt	None
<b>MIN</b>	Minimum output voltage	Volt	None
<b>SCALE</b>	Multiplier for voltage	None	1.0
<b>TC1</b>	Linear (1st-order) temperature coefficient	°K <sup>-1</sup>	0.0
<b>TC2</b>	Quadratic (2nd-order) temperature coefficient	°K <sup>-2</sup>	0.0

### Linear VCVS Netlist Examples

```
E23 outplus outminus VCVS ctrlplus ctrlminus GAIN=2.0
```

```
Evcvs1 34 35 VCVS 25 26 E=1.0
```

## Voltage-Controlled Voltage Source, Multiplier



### Multiplier VCVS Netlist Format

The format for a multiplier voltage-controlled voltage source (VCVS) is:

```
Axxxx out+ out- in1+ in1- in2+ in2-
```

```
[SCALE=scale] [TC1=val] [TC2=val] COMPONENT=vcvs_multiplier
```

*out+* is the positive node and *out-* is the negative node of the voltage source. *in1+* and *in1-* are the positive and negative nodes for the first input voltage, *in2+* and *in2-* are the positive and negative nodes for the second input voltage. The entry **COMPONENT=vcvs\_multiplier** is required.


**Table 39: Multiplier VCVS Instance Parameters**

Parameter	Description	Unit	Default
<b>SCALE</b>	Multiplier for voltage	None	1.0
<b>TC1</b>	Linear (1st-order) temperature coefficient	$^{\circ}\text{K}^{-1}$	0.0
<b>TC2</b>	Quadratic (2nd-order) temperature coefficient	$^{\circ}\text{K}^{-2}$	0.0

### Multiplier VCVS Netlist Example

```
A23 outplus outminus LOplus LOminus RFplus RFminus
+ COMPONENT=vcvs_multiplier
```

## Voltage-Controlled Voltage Source, Op Amp



### VCVS Op Amp Netlist Format

The format for a voltage-controlled voltage source ideal op amp is:

```
Exxxx out+ out- OPAMP in+ in- GAIN=val MIN=val MAX=val
```

*out+* is the positive node and *out-* is the negative node of the voltage source. The entry **OPAMP** selects the **E** element op amp type. *in+* and *in-* are the positive and negative nodes for the control voltage.

The **VCVS OPAMP** is an ideal op amp with a very high gain.

**Table 40: OP AMP VCVS Instance Parameters**

Parameter	Description	Unit	Default
<b>GAIN</b>	Element gain	None	1e12
<b>MIN</b>	Minimum output voltage	Volt	-5.0
<b>MAX</b>	Maximum output voltage	Volt	5.0

### VCVS Op Amp Netlist Examples


```
E9 outplus outminus OPAMP ctrlplus ctrlminus
```

```
Eopamp n34 n35 OPAMP n25 n26 GAIN=.5e12 min=-3.0 max=3.0
```

### Notes

1. If  $MIN > MAX$ , the two values are swapped.
2. Choosing a value of **GAIN** greater than the default can lead to convergence problems and is not recommended.
3. If convergence problems occur, try setting **GAIN** to lower and lower values below the default until convergence succeeds.

## Voltage-Controlled Voltage Source, Polynomial



### Polynomial VCVS Netlist Format

The format for a polynomial voltage-controlled voltage source (VCVS) is:

```
Exxxx out+ out- [VCVS] POLY (N)
in1+ in1- [in2+ in2- [in3+ in3-]]
[MAX=val] [MIN=val] [SCALE=scale]
[TC1=val] [TC2=val] [ABS=0 | 1]
p0 [p1 ... pK ]
```

*out+* is the positive node and *out-* is the negative node of the voltage source. The entry **VCVS** is the default for the **E** element type. The entry **POLY** is required to identify the polynomial VCVS type. The number of input voltage pairs, *N*, can be 1, 2, or 3. If *N* is not specified, 1 input is the default. *in+* and *in-* are the *N* pairs of positive and negative nodes for the control voltages. *p0* through *pK* are the *K* coefficients for the polynomial function. One coefficient must be provided.

#### Note:

When *N*=1 (one input pair), a single coefficient is interpreted as *p1* (*p0* is set to 0.0). Two or more coefficients are interpreted according to the syntax above.

**Table 41: Polynomial VCVS Instance Parameters**

Parameter	Description	Unit	Default
<b>ABS</b>	1 = Output is an absolute value	None	0

Parameter	Description	Unit	Default
<b>MAX</b>	Maximum output voltage	Volt	None
<b>MIN</b>	Minimum output voltage	Volt	None
<b>SCALE</b>	Multiplier for voltage	None	1.0
<b>TC1</b>	Linear (1st-order) temperature coefficient	°K <sup>-1</sup>	0.0
<b>TC2</b>	Quadratic (2nd-order) temperature coefficient	°K <sup>-2</sup>	0.0

### Polynomial VCVS Netlist Examples

```

E21 21 0 VCVS POLY(1) 1 0 1.1 2.1 0 3.1
E31 31 0 VCVS POLY(2) 1 0 2 0 1.2 2.2 0 0 0 0 0 0 3.2 0
E41 41 0 VCVS POLY(3) 1 0 2 0 3 0 1.3 2.3 0 0
+ 0 0 0 0 0 0
+ 0 3.3 0 0 0 0 0 0 0 4.3

```

### Notes

The functional equation for the polynomial VCVS is:

$$V(out+) - V(out-) = polynomial \times SCALE \times (1 + \Delta T \times TC1 + \Delta T^2 \times TC2)$$

If the result is less than **MIN**,

$$V(out+) - V(out-) = MIN$$

If the result is greater than **MAX**,

$$V(out+) - V(out-) = MAX$$

The *polynomial* depends on the number of inputs ( $N$ ) and the number of polynomial coefficients ( $K$ ). Each polynomial has terms of order ( $O$ ), the sum of the exponents of the elements in the term. The list of coefficients must include coefficients for every term up to and including the complete group of terms with the highest order in the specified polynomial, using zero coefficients for any intermediate or trailing terms that should not be computed.

When  $N=1$ , the polynomial formula has one term each of order  $O \{0, 1, \dots, K\}$ :

$$p_0 + p_1 \times V(in1^+, in1^-) + \dots + p_K \times V(in1^+, in1^-)^K$$

Each coefficient must be a real value or zero to represent a missing term. For example, to specify a VCVS between nodes 21 and 0 whose output, controlled by a voltage source between



nodes 1 and 0, is described by the one-input polynomial  $1.1 + 2.1 \times V(1, 0) + 3.1 \times V(1, 0)^3$ , the instance statement sets coefficients  $p0=1.1$ ,  $p1=2.1$ ,  $p2=0$ , and  $p3=3.1$ :

```
E21 21 0 VCVS POLY(1) 1 0 1.1 2.1 0 3.1
```

When  $N=2$ , the polynomial formula can have more than one term in each order grouping:

○ (0)

$p0 +$

○ (1)

$p1 \times V(in1^+, in1^-) +$

$p2 \times V(in2^+, in2^-) +$

○ (2)

$p3 \times V(in1^+, in1^-)^2 +$

$p4 \times V(in1^+, in1^-) \times V(in2^+, in2^-) +$

$p5 \times V(in2^+, in2^-)^2 +$

○ (3)

$p6 \times V(in1^+, in1^-)^3 +$

$p7 \times V(in1^+, in1^-)^2 \times V(in2^+, in2^-) +$

$p8 \times V(in1^+, in1^-) \times V(in2^+, in2^-)^2 +$

$p9 \times V(in2^+, in2^-)^3 +$

○ (4)

...

If the polynomial includes any terms from an order group, the list of coefficients must include intermediate and trailing zeros to complete the order. For example, to specify a VCVS between nodes 31 and 0, whose output is controlled by voltages across node pairs (1, 0), and (2, 0), is described by the two-input polynomial  $1.2 + 2.2 \times V(1, 0) + 3.2 \times V(1, 0) \times V(2, 0)^2$ , the instance statement sets coefficients  $p0=1.2$ ,  $p1=2.2$ , and  $p8=3.2$ . Intermediate coefficients  $p2$  through  $p7$  and trailing coefficient  $p9$  are set to 0:

```
E31 31 0 VCVS POLY(2) 1 0 2 0 1.2 2.2 0 0 0 0 0 0 3.2 0
```

When  $N=3$ , the polynomial formula becomes:

○ (0)

$p0 +$

○ (1)

$$p1 \times V(in1^+, in1^-) +$$

$$p2 \times V(in2^+, in2^-) +$$

$$p3 \times V(in3^+, in3^-) +$$

○ (2)

$$p4 \times V(in1^+, in1^-)^2 +$$

$$p5 \times V(in1^+, in1^-) \times V(in2^+, in2^-) +$$

$$p6 \times V(in1^+, in1^-) \times V(in3^+, in3^-) +$$

$$p7 \times V(in2^+, in2^-)^2 +$$

$$p8 \times V(in2^+, in2^-) \times V(in3^+, in3^-) +$$

$$p9 \times V(in3^+, in3^-)^2 +$$

○ (3)

$$p10 \times V(in1^+, in1^-)^3 +$$

$$p11 \times V(in1^+, in1^-)^2 \times V(in2^+, in2^-) +$$

$$p12 \times V(in1^+, in1^-)^2 \times V(in3^+, in3^-) +$$

$$p13 \times V(in1^+, in1^-) \times V(in2^+, in2^-)^2 +$$

$$p14 \times V(in1^+, in1^-) \times V(in2^+, in2^-) \times V(in3^+, in3^-) +$$

$$p15 \times V(in1^+, in1^-) \times V(in3^+, in3^-)^2 +$$

$$p16 \times V(in2^+, in2^-)^3 +$$

$$p17 \times V(in2^+, in2^-)^2 \times V(in3^+, in3^-) +$$

$$p18 \times V(in2^+, in2^-) \times V(in3^+, in3^-)^2 +$$

$$p19 \times V(in3^+, in3^-)^3 +$$

○ (4)


...

For example, to specify a VCVS between nodes 41 and 0 whose output, controlled by voltages across node pairs (1, 0), (2, 0), and (3, 0) is described by the three-input polynomial  $1.3 + 2.3 \times V(1, 0) + 3.3 \times V(1, 0)^2 \times V(2, 0) + 4.3 \times V(3, 0)^3$ , the instance statement sets coefficients  $p0=1.3$ ,  $p1=2.3$ ,  $p11=3.3$ , and  $p19=4.3$ . Intermediate coefficients  $p3$  through  $p10$  and  $p12$  through  $p18$

are set to 0 (since  $p19$  is the coefficient for the highest term with order 3, no trailing zero coefficients are needed):

```
E41 41 0 VCVS POLY(3) 1 0 2 0 3 0 1.3 2.3 0 0
+ 0 0 0 0 0 0
+ 0 3.3 0 0 0 0 0 0 0 4.3
```

## Voltage-Controlled Voltage Source, Piecewise Linear



### Piecewise Linear VCVS Netlist Format

The format for a piecewise linear voltage-controlled voltage source (VCVS) is:

```
Exxxx out+ out- [VCVS] PWL(1) in+ in-
[DELTA=val] [SCALE=scale]
[TC1=val] [TC2=val]
x1 y1 [... xK yK ]
```

*out+* is the positive node and *out-* is the negative node of the voltage source. The entry **VCVS** is the default for the **E** element type. The entry **PWL** is required to identify the piecewise linear VCVS type. *in+* and *in-* are the positive and negative nodes for the control voltage.

The *x y* pairs are the input voltage values and the corresponding output voltage values. For intermediate values that are not in the list of *x* values, the simulator calculates the corresponding output by interpolation on the given values. The use of the **DELTA** parameter allows you to control the curvature of the interpolation to guarantee that the 1st derivative of the curve is continuous.

**Table 42: Piecewise Linear VCVS Instance Parameters**


Parameter	Description	Unit	Default
<b>DELTA</b>	Distance over which curvature is applied in the interpolation function  Zero produces linear interpolation, positive values produce continuous curvature over the waveform  Maximum is one-half of the smallest difference between control (input) values	None	One-fourth of the smallest difference between control (input) values
<b>SCALE</b>	Multiplier for voltage	None	1.0
<b>TC1</b>	Linear (1st-order) temperature coefficient	$^{\circ}\text{K}^{-1}$	0.0
<b>TC2</b>	Quadratic (2nd-order) temperature coefficient	$^{\circ}\text{K}^{-2}$	0.0

**Piecewise Linear VCVS Netlist Example**

```

Epw11 11 0 VCVS PWL(1) 21 0
+ 0.0 0.0
+ 0.5 0.1
+ 1.0 0.2
+ 4.0 4.5
+ 4.5 4.75
+ 5.0 5.0

```

**Voltage-Controlled Voltage Source, S-Domain****S-Domain VCVS Netlist Format**

The S-domain voltage-controlled voltage source (SVCVS) uses the following netlist format:

```
Exxxx n+ n- SVCVS c+ c- [GAIN=gain] [TC1=val] [TC2=val]
NUMER=[a0 a1 ...] DENOM=[b0 b1 ...]
```

$n+$  is the positive node and  $n-$  is the negative node of the source. The entry **SVCVS** is required to identify the SVCVS element type.  $c+$  and  $c-$  are the positive and negative nodes for the control voltage.

The element is specified using a transfer function given as the ratio of two polynomials in the complex variable  $s$ . The bold brackets for the **NUMER** and **DENOM** entries are required.

The function of the device is expressed as:

$$V(n+, n-) = \text{GAIN} \times H(s) \times V(c+, c-)$$

The transfer function  $H(s)$  is specified by giving the coefficients:

$$H(s) = \frac{a_0 + a_1s + a_2s^2 + \dots}{b_0 + b_1s + b_2s^2 + \dots}$$

The first coefficients in both numerator and denominator ( $a_0$  and  $b_0$ ) are constants, which must be specified even if they are zero. Thus, leading zeros are significant. In addition, intermediate zero-valued coefficients must be explicitly supplied in order to have the non-zero coefficients applied to the correct powers of  $s$ . Trailing zeros are not significant, and are automatically removed. The ratio of  $a_0/b_0$  must be unity (when both  $a_0 \neq 0$  and  $b_0 \neq 0$ ). If the ratio is not unity, the numerator coefficients are scaled to make it unity, before the GAIN is applied.

For example, to specify the following transfer function (where coefficient  $a_1=0$ ):

$$H(s) = \frac{1 + 2s^2}{1 + s + 3s^2}$$

The netlist is:

```
E21 out gnd SVCVS out gnd NUMER=[1 0 2] DENOM=[1 1 3]
```

Table 43: S-Domain VCVS Instance Parameters

Parameter	Description	Unit	Default
<b>a0 ... aN</b>	Coefficients of the numerator polynomial	None	None
<b>b0 ... bD</b>	Coefficients of the denominator polynomial (coefficient syntax)	None	None
<b>GAIN</b>	DC gain multiplier	None	1.0
<b>TC1</b>	Linear (1st-order) temperature coefficient	°K <sup>-1</sup>	0.0
<b>TC2</b>	Quadratic (2nd-order) temperature coefficient	°K <sup>-2</sup>	0.0


### S-Domain VCVS Netlist Example

```
E1 2 0 SVCVS 1 0 GAIN=2 NUMER=[0 0.5 1] DENOM=[1 2 3]
```

This example implements the transfer function:

$$H(s) = \frac{0.5s + s^2}{1 + 2s + 3s^2}$$

## Voltage-Controlled Voltage Source, Transformer



### VCVS Transformer Netlist Format

The format for a voltage-controlled voltage source transformer is:

```
Exxxx out+ out- [VCVS] TRANSFORMERin+ in- [TURN_RATIO=]ratio
```

$out+$  and  $out-$  are the output nodes for the transformer. The entry **VCVS** is the default for the **E** element type. The entry **TRANSFORMER** selects the E element transformer type.  $in+$  and  $in-$  are the control nodes for the transformer.

The **TURN\_RATIO** entry specifies the ratio of the input winding to the output winding of the transformer. The **TURN\_RATIO=** prefix may be omitted, but a *ratio* value must be specified.

The equations for the VCVS transformer are:


$$V(out+) - V(out-) = [V(in+) - V(in-)] / \text{TURN\_RATIO}$$

$$I(in+, in-) + \text{TURN\_RATIO} \times I(out+, out-) = 0$$

### VCVS Transformer Netlist Example

```
E23 outp outm VCVS TRANSFORMER ctrlp ctrlm TURN_RATIO=50
```

## Voltage-Controlled Voltage Source, Behavioral (Netlist Only)



### Behavioral VCVS Netlist Format

The format for a behavioral voltage-controlled voltage source (VCVS) is:

```
Exxxx out+ out- VOL='expression' [MAX=val] [MIN=val]
```

$out+$  is the positive node and  $out-$  is the negative node of the voltage source.

The *expression* should be enclosed in single or double quotes. The *expression* defines the output voltage  $V(out+) - V(out-)$  as a function of the input voltage  $V(in+, in-)$  and other values in the circuit.

See *Names, Numbers, Constructs, and Expressions* in the Circuit Design File Formats topic for details.

If the result of the expression is less than **MIN**,

$$V(out+) - V(out-) = \mathbf{MIN}$$

If the result is greater than **MAX**,

$$V(out+) - V(out-) = \mathbf{MAX}$$

**Note:**

The Behavioral VCVS is available for use in netlists, but is not supported in the Components window of the **Electronics Desktop Schematic Editor**.

**Table 44: Behavioral VCVS Instance Parameters**

Parameter	Description	Unit	Default
<b>MAX</b>	Maximum output voltage	Volt	None
<b>MIN</b>	Minimum output voltage	Volt	None
<b>VOL</b>	Expression for output voltage	Volt	None

**Netlist Example**

```
E5 5 0 VOL='V(23,0)/2' MAX=5 MIN=1
```



---

# 6 - Coplanar Waveguide Elements

This topic describes the coplanar waveguide distributed elements available in Nexxim.

## General Components

["Air Bridge, Rectangular Cross Section"](#) on the next page

["Air Bridge, Cross Over"](#) on page 6-4

["Cross"](#) on page 6-5

["Step "](#) on page 6-7

["Tee"](#) on page 6-8

## Bends

["Unmitered Bend, Distance Between Ground Planes"](#) on page 6-10

["Unmitered Bend, Gap Width "](#) on page 6-11

["Mitered Bend"](#) on page 6-13

## Coupled Lines

["Coupled Lines, Broadside, Physical Length, Field Solver"](#) on page 6-14

["Coupled Lines, Broadside, Electrical Length, Field Solver"](#) on page 6-17

["Coupled Lines, Asymmetric, Physical Length, Field Solver"](#) on page 6-21

["Coupled Lines, Asymmetric, Electrical Length, Field Solver"](#) on page 6-23

## Couplers

["Lange Coupler, Physical Length"](#) on page 6-26

["Lange Coupler, Electrical Length"](#) on page 6-28

## Gaps

["Gap"](#) on page 6-49

["Slot Gap "](#) on page 6-51

## Inductors

["Rectangular Inductor "](#) on page 6-30

## Open Stubs

["Open Stub, Physical Length"](#) on page 6-33

["Open Stub, Physical Length with Reference"](#) on page 6-34

["Open Stub, Electrical Length"](#) on page 6-35

["Open Stub, Electrical Length with Reference"](#) on page 6-36

## Resistors

["Thin Film Resistor "](#) on page 6-31

## Shorted Stubs

["Shorted Stub, Physical Length "](#) on page 6-38

["Shorted Stub, Physical Length with Reference "](#) on page 6-39

["Shorted Stub, Electrical Length "](#) on page 6-40

["Shorted Stub, Electrical Length with Reference "](#) on page 6-42

## Transmission Lines

["Tapered Line "](#) on page 6-43

["Transmission Line, Physical Length "](#) on page 6-44

["Transmission Line, Physical Length with Reference"](#) on page 6-46

["Transmission Line, Electrical Length"](#) on page 6-47

["Transmission Line, Electrical Length with Reference"](#) on page 6-48

This topic also describes the Coplanar Waveguide substrate type.


["Selecting None for the Initial Substrate "](#) on page 6-53


["Creating a Custom Coplanar Waveguide Substrate"](#) on page 6-54

["Selecting a Coplanar Waveguide Substrate at the Component Level "](#) on page 6-55

["Coplanar Waveguide Substrate Model"](#) on page 6-55

## Air Bridge, Rectangular Cross Section





### Netlist Form

An instance of a coplanar waveguide air bridge with rectangular cross-section has the following Nexxim netlist syntax:

```
Axxx n1 n2 [W=val] [G=val] [HA=val] [WA=val] [LA=val]
+ COMPONENT=cpwbridge SUBSTRATE=substrate_name
```

*n1* and *n2* are the nodes connected to the bridge. The entry **COMPONENT=cpwbridge** identifies the element.

The **SUBSTRATE=substrate\_name** is the coplanar waveguide substrate model name selected for the design (see "[Coplanar Waveguide Substrate Model](#)" on page 6-55 for details).

**Table 31: Air Bridge Instance Parameters**

Parameter	Description	Units	Default
<b>W</b>	Width of center conductor	Meter	1.0e-3
<b>G</b>	Width of slots	Meter	1.0e-3
<b>HA</b>	Height of air bridge above conductor plane	Meter	3.0e-6
<b>WA</b>	Width of air bridge	Meter	10.0e-6
<b>LA</b>	Length of air bridge	Meter	3.5e-3



### Netlist Example

```
Ajumper1 1 2 W=0.3e-3 G=0.5e-3 HA=2.0e-6 WA=5.0e-6 LA=2.0e-3
+ COMPONENT=cpwbridge SUBSTRATE=CPW1
```

where CPW1, the selected layout technology or substrate type, has a definition such as:

```
.SUB CPW1 CPW(
+ H=0.001524 Er=4.4 TAND=0.02 HU=2.54E-4 HL=2.54e-4
+ MET1=1.724137931034483 T1=2.54e-5 RGH=0)
```

### Air Bridge, Cross Over



### Netlist Form

An instance of a coplanar waveguide air bridge cross over has the following Nexxim netlist syntax:

```
Axxx n1 n2 [W=val] [G=val] [HA=val] [GAP=val] [D=val]
+ COMPONENT=cpw_crossbridge SUBSTRATE=substrate_name
```

$n1$  and  $n2$  are the nodes connected to the bridge. The entry **COMPONENT=cpw\_crossbridge** identifies the element.

The **SUBSTRATE=substrate\_name** is the coplanar waveguide substrate model name selected for the design (see "[Coplanar Waveguide Substrate Model](#)" on page 6-55 for details).

**Table 32: Air Bridge Cross Over Instance Parameters**

Parameter	Description	Units	Default
<b>W</b>	Width of crossover bridge	Meter	1.0e-3
<b>G</b>	Width of gaps	Meter	1.0e-3
<b>HA</b>	Height of air bridge above conductor plane	Meter	3.0e-3
<b>GAP</b>	Width of open-end gap	Meter	1.0e-3
<b>D</b>	Distance of separation	Meter	3.0e-3


### Netlist Example


```
Ajumper1 1 2 W=0.3e-3 G=0.5e-3 HA=2.0e-3 GAP=0.5e-3 D=2.0e-3
+ COMPONENT=cpw_crossbridge SUBSTRATE=CPW1
```

where CPW1, the selected layout technology or substrate type, has a definition such as:

```
.SUB CPW1 CPW(
+ H=0.001524 Er=4.4 TAND=0.02 HU=2.54E-4 HL=2.54e-4
+ MET1=1.724137931034483 T1=2.54e-5 RGH=0)
```

### Cross





### Netlist Format

An instance of a symmetric coplanar waveguide cross has the following netlist syntax:

```
Axxx n1 n2 n3 n4 [W1=val] [W3=val] [Y=val] COMPONENT=cpwcross  
SUBSTRATE=substrate_name
```

$n1$ ,  $n2$ ,  $n3$ , and  $n4$  are the names of the nodes attached to the cross.

The implementation of the coplanar waveguide cross element requires the element to be symmetric. Only widths  $W1$  and  $W3$  are specified, with  $W2=W1$  and  $W4=W3$ .

The entry **COMPONENT=cpwcross** identifies the element as a coplanar waveguide cross element.

The **SUBSTRATE=substrate\_name** is the coplanar waveguide substrate model name selected for the design (see "[Coplanar Waveguide Substrate Model](#)" on page 6-55 for details).

**Table 33: Coplanar Waveguide Cross Instance Parameters**

Parameter	Description	Units	Default
<b>Y</b>	Ground-to-ground spacing at all ports. Must be greater than both $W1$ and $W3$ .	Meter	3e-3
<b>W1</b>	Conductor width at ports 1 and 2	Meter	1e-3
<b>W3</b>	Conductor width at ports 3 and 4	Meter	1e-3

## Netlist Example

```
A23 Port1 Port2 Port3 Port4 W1=4.0e-004 W3=2.0e-4 Y=6.0e-4
+ COMPONENT=CPWCROSS SUBSTRATE=CPW1
```


where CPW1, the selected layout technology or substrate type, has a definition such as:

```
.SUB CPW1 CPW(
+ H=0.001524 Er=4.4 TAND=0.02 HU=2.54E-4 HL=2.54e-4
+ MET1=1.724137931034483 T1=2.54e-5 RGH=0)
```

## Notes

1. The ground-to-ground distance  $Y$  is the same at all ports.
2.  $W1 = W2$  and  $W3 = W4$ .
3. For accurate results, the substrate definition should specify:  
 $2 < ER < 14$ ,  $H > Y$   
 $0.1 < Wn/Y < 0.9$ , where  $Wn$  is the conductor width at any port.
4. The coplanar mode is assumed to exist only. Parasitic effects due to air bridges are not considered by this model.

## Step



## Netlist Format

An instance of a coplanar waveguide step has the following netlist syntax:

```
Axxx n1 n2 [W1=val] [P=val]
COMPONENT=cpwstep SUBSTRATE=substrate_name
```

$n1$  and  $n2$  are the names of the nodes attached to the step. The entry **COMPONENT=cpwstep** identifies the element as a coplanar waveguide step.

The **SUBSTRATE=substrate\_name** is the coplanar waveguide substrate model name selected for the design (see "[Coplanar Waveguide Substrate Model](#)" on page 6-55 for details).

**Table 34: Coplanar Waveguide Step Instance Parameters**

Parameter	Description	Units	Default
<b>W1</b>	Conductor width of line connected to node 1	Meter	1.5e-3
<b>G1</b>	Slot width of line connected to node 1	Meter	1e-3
<b>W2</b>	Conductor width of line connected to node 2	Meter	1e-3
<b>G2</b>	Gap width of line connected to node 2	Meter	1.5e-3

### Netlist Example

```
A5 Port1 Port2 W1=0.75e-3 G1=1.1e-3 W2=0.5e-3 G2=1.3e-3
COMPONENT=cpwstep SUBSTRATE=CPW1
```

where CPW1, the selected layout technology or substrate type, has a definition such as:


```
.SUB CPW1 CPW(
+ H=0.001524 Er=4.4 TAND=0.02 HU=2.54E-4 HL=2.54e-4
+ MET1=1.724137931034483 T1=2.54e-5 RGH=0)
```

### Notes

1. The model computes the equivalent T-network of the CPW step, which consists of two series inductors and a shunt capacitor.
2. For accurate results, the substrate definition should specify:
  - $H > W1 + 2 \times G1$
  - $H > W2 + 2 \times G2$
  - $0.1 < k1 < 0.9$ , where  $k1 = W1 / (W1 + 2 \times G1)$
  - $0.1 < k2 < 0.9$ , where  $k2 = W2 / (W2 + 2 \times G2)$
3. When  $G2 > G1$ ,  $W1 > W2$ . When  $G2 < G1$ ,  $W1 < W2$ .

## Tee





### Netlist Format

An instance of a coplanar waveguide tee has the following netlist syntax:

```
Axxx n1 n2 n3 [W1=val] [W3=val] [Y=val] COMPONENT=cpwtee  
SUBSTRATE=substrate_name
```

$n1$ ,  $n2$ , and  $n3$  are the names of the nodes attached to the tee.

The entry **COMPONENT=cpwtee** identifies the element as a coplanar waveguide tee element.

The **SUBSTRATE=substrate\_name** is the coplanar waveguide substrate model name selected for the design (see "[Coplanar Waveguide Substrate Model](#)" on page 6-55 for details).

**Table 35: Coplanar Waveguide Tee Instance Parameters**

Parameter	Description	Units	Default
<b>Y</b>	Ground-to-ground spacing at all ports. Must be greater than $W1$ , $W2$ , and $W3$ .	Meter	4e-3
<b>W1</b>	Conductor width at port 1	Meter	1e-3
<b>W2</b>	Conductor width at port 2	Meter	1e-3
<b>W3</b>	Conductor width at port 3	Meter	1e-3

## Netlist Example

```
A23 Port1 Port2 Port3 W1=4.0e-4 W2=3.0e-4 W3=2.0e-4 Y=6.0e-4
+ COMPONENT=CPWTEE SUBSTRATE=CPW1
```


where CPW1, the selected layout technology or substrate type, has a definition such as:

```
.SUB CPW1 CPW(
+ H=0.001524 Er=4.4 TAND=0.02 HU=2.54E-4 HL=2.54e-4
+ MET1=1.724137931034483 T1=2.54e-5 RGH=0)
```

## Notes

1. The lines connected to nodes n1 and n2 are collinear, with conductor widths  $W1$  and  $W2$ . The perpendicular line is connected to node n3 and has center conductor width  $W3$ . The ground-to-ground distance  $Y$  is the same for all ports.
2. For accurate results, the substrate definition should specify:  
 $H > Y$   
 $0.1 < Wn/Y < 0.9$ , where  $Wn$  is the conductor width at any port.
3. The coplanar mode is assumed to exist only. Parasitic effects due to air bridges are not considered by this model.

## Unmitered Bend, Distance Between Ground Planes



## Netlist Format

An instance of a coplanar waveguide unmitered bend, gap width, has the following netlist syntax:

```
Axxx n1 n2 [W=val] [Y=val]
+ COMPONENT=cpw_bend_ground_plane_distance SUBSTRATE=substrate_name
```

$n1$  and  $n2$  are the names of the nodes attached to the bend. The entry **COMPONENT=cpw\_bend\_ground\_plane\_distance** identifies the element as a coplanar waveguide unmitered bend, gap width specified.

The **SUBSTRATE=substrate\_name** is the coplanar waveguide substrate model name selected for the design (see "[Coplanar Waveguide Substrate Model](#)" on page 6-55 for details).

**Table 36: Coplanar Waveguide Unmitered Bend, Gap Width Instance Parameters**

Parameter	Description	Units	Default
<b>W</b>	Center conductor width	Meter	1.0e-3
<b>Y</b>	Distance between ground planes	Meter	3.0e-3

### Netlist Example

```
A5 Port1 Port2 W=0.75e-3 Y=2.1e-3
+ COMPONENT=cpw_bend_ground_plane_distance SUBSTRATE=CPW1
```


where CPW1, the selected layout technology or substrate type, has a definition such as:

```
.SUB CPW1 CPW(
+ H=0.001524 Er=4.4 TAND=0.02 HU=2.54E-4 HL=2.54e-4
+ MET1=1.724137931034483 T1=2.54e-5 RGH=0)
```

### Notes

1. Reference planes coincide with the inside vertex of the corner, as shown in the figure.
2. For accurate results, the substrate definition should specify:  
 $H > Y$   
 $0.1 < W/Y < 0.9$
3. The coplanar mode is assumed to exist only. The CPW Air Bridge can be used if parasitic effects due to air bridges can be considered.

## Unmitered Bend, Gap Width



### Netlist Format

An instance of a coplanar waveguide unmitered bend, gap width, has the following netlist syntax:

```
Axxx n1 n2 [W=val] [G=val]
```

```
COMPONENT=cpw_unmitered_bend SUBSTRATE=substrate_name
```

*n1* and *n2* are the names of the nodes attached to the bend. The entry **COMPONENT=cpw\_unmitered\_bend** identifies the element as a coplanar waveguide unmitered bend, gap width specified.

The **SUBSTRATE=substrate\_name** is the coplanar waveguide substrate model name selected for the design (see "[Coplanar Waveguide Substrate Model](#)" on page 6-55 for details).

**Table 37: Coplanar Waveguide Unmitered Bend, Gap Widthm Instance Parameters**

Parameter	Description	Units	Default
<b>W1</b>	Center conductor width	Meter	1.0e-3
<b>G</b>	Gap width	Meter	1.0e-3

### Netlist Example

```
A5 Port1 Port2 W=0.75e-3 G=1.1e-3 COMPONENT=cpw_unmitered_bend
SUBSTRATE=CPW1
```


where CPW1, the selected layout technology or substrate type, has a definition such as:

```
.SUB CPW1 CPW(
+ H=0.001524 Er=4.4 TAND=0.02 HU=2.54E-4 HL=2.54e-4
+ MET1=1.724137931034483 T1=2.54e-5 RGH=0)
```

### Notes

1. Reference planes coincide with the inside vertex of the corner, as shown in the figure.
2. For accurate results, the substrate definition should specify:  
 $H > W + 2 \times G$   
 $0.1 < W / (W + 2 \times G) < 0.9$
3. The coplanar mode is assumed to exist only. Parasitic effects due to air bridges are not considered by this model.

### Mitered Bend



## Netlist Format

An instance of a coplanar waveguide mitered bend has the following netlist syntax:

```
Axxx n1 n2 [W=val] [G=val]
COMPONENT=cpw_mitered_bend SUBSTRATE=substrate_name
```

*n1* and *n2* are the names of the nodes attached to the bend. The entry **COMPONENT=cpw\_mitered\_bend** identifies the element as a coplanar waveguide unmitered bend.

The **SUBSTRATE=substrate\_name** is the coplanar waveguide substrate model name selected for the design (see "[Coplanar Waveguide Substrate Model](#)" on page 6-55 for details).

**Table 38: Coplanar Waveguide Step Instance Parameters**

Parameter	Description	Units	Default
<b>W</b>	Width of center conductor	Meter	1.0e-3
<b>G</b>	Slot gap width	Meter	1.0e-3

## Netlist Example

```
A5 Port1 Port2 W=0.75e-3 G=1.1e-3 COMPONENT=cpw_mitered_bend
SUBSTRATE=CPW1
```



where CPW1, the selected layout technology or substrate type, has a definition such as:

```
.SUB CPW1 CPW(
+ H=0.001524 Er=4.4 TAND=0.02 HU=2.54E-4 HL=2.54e-4
+ MET1=1.724137931034483 T1=2.54e-5 RGH=0)
```

## Notes

1. Reference planes coincide with the inside vertex of the corner, as shown in the figure.
2. For accurate results, the substrate definition should specify:  
 $H > W + 2 \times G$   
 $0.1 < W / (W + 2 \times G) < 0.9$
3. The coplanar mode is assumed to exist only. Parasitic effects due to air bridges are not considered by this model.

## Coupled Lines, Broadside, Physical Length, Field Solver



### Netlist Form

A broadside coupled line, physical length, field solver instance has the following netlist syntax:

```

Wxxx n1 n2 0 n3 n4 0 [L=length]    N=2 FSmodel=modelname

.MATERIAL conductor METAL CONDUCTIVITY=conductivity

.MATERIAL dielectric DIELECTRIC ER=er LOSSTANGENT=losstangent

.SHAPE RECT1 RECTANGLE WIDTH=w HEIGHT=h // Conductors
.SHAPE RECT2 RECTANGLE WIDTH='10*w' HEIGHT=h // Ground lines

```

```
.LAYERSTACK STACK1
+ LAYER=(conductor, h) // Bottom ground
+ LAYER=(AIR, hl)
+ LAYER=(dielectric, dlayer)
+ LAYER=(AIR, hu)
+ LAYER=(conductor, h) // Top ground
.MODEL modelname W MODELTYPE=Fieldsolver
+ LAYERSTACK=STACK1
+ CONDUCTOR=(SHAPE=RECT2, ORIGIN=(-gap-10*w', hl),
+ MATERIAL=conductor, TYPE=REFERENCE)
+ CONDUCTOR=(SHAPE=RECT1, ORIGIN=(0, hl)
+ MATERIAL=conductor, TYPE=SIGNAL)
+ CONDUCTOR=(SHAPE=RECT2, ORIGIN=(w+gap', hl
+ MATERIAL=conductor, TYPE=REFERENCE)
+ CONDUCTOR=(SHAPE=RECT2, ORIGIN=(-gap-10*w', 'hl+h+dlayer')
+ MATERIAL=conductor, TYPE=REFERENCE)
+ CONDUCTOR=(SHAPE=RECT1, ORIGIN=(0, 'hl+h+dlayer')
+ MATERIAL=conductor, TYPE=SIGNAL)
+ CONDUCTOR=(SHAPE=RECT2, ORIGIN=(w+gap', 'hl+h+dlayer')
+ MATERIAL=conductor, TYPE=REFERENCE)
```

*n1* and *n3* are the names of the input nodes. *n2* and *n4* are the corresponding output nodes. The entry **N=2** is required.

The entry **FSmodel=modelname** identifies the field solver coplanar waveguide model.

**Table 39: Broadside Coupled Line, Physical Length, Field Solver Instance Parameters**

Parameter	Description	Units	Default
<b>L</b>	Physical length	Meter	1e-3
<b>N</b>	Number of lines (must be 2)	None	2
<b>conductor</b>	Conductor material	None	cond1
<b>conductivity</b>	Conductivity of conductor material		57.6e6
<b>dielectric</b>	Dielectric material	None	diel1
<b>dlayer</b>	Thickness of dielectric layer	Meter	1e-3
<b>er</b>	Dielectric constant		2.2
<b>losstangent</b>	Dielectric loss tangent		0
<b>w</b>	Width of conductor	Meter	1e-3
<b>gap</b>	Gap width between conductor and grounds	Meter	1e-3



<b>hu</b>	Thickness of upper air layer	Meter	5e-3
<b>hl</b>	Thickness of lower air layer	Meter	5e-3
<b>h</b>	Thickness of conductors and grounds	Meter	1.7145e-5

**Note:** The default values for the Broadside coupled line are the ones assigned when placing a component on the Component library in a schematic. There are NO defaults for netlist designs; all values must be specified.

### Netlist Example




```

W3 Port1 Port2 0 net_1911 net_2 0 N=2 L=0.002 FSmodel=BCL1

.MATERIAL copper METAL CONDUCTIVITY=5.8e7
.MATERIAL dielectric DIELECTRIC ER=4.4 LOSSTANGENT=0.02
.SHAPE RECT1 RECTANGLE WIDTH=.002 HEIGHT=.001 // Conductors
.SHAPE RECT2 RECTANGLE WIDTH='10*.002' HEIGHT=.001 // Ground
lines
.LAYERSTACK STACK1
+ LAYER=(copper, .001) // Bottom ground
+ LAYER=(AIR, .02)
+ LAYER=(dielectric, .01)
+ LAYER=(AIR, .03)
+ LAYER=(copper, .001)
.MODEL BCL1 W MODELTYPE=Fieldsolver
+ LAYERSTACK=STACK1
+ CONDUCTOR=(SHAPE=RECT2, ORIGIN=(-.005-10*.002', .02)
+ MATERIAL=conductor, TYPE=REFERENCE)
+ CONDUCTOR=(SHAPE=RECT1, ORIGIN=(0, .02)
+ MATERIAL=conductor, TYPE=SIGNAL)
+ CONDUCTOR=(SHAPE=RECT2, ORIGIN=(.002+.005', .02)
+ MATERIAL=conductor, TYPE=REFERENCE)
+ CONDUCTOR=(SHAPE=RECT2,
+ ORIGIN=(-.005-10*.002', '.02+.001+.01')
+ MATERIAL=conductor, TYPE=REFERENCE)
+ CONDUCTOR=(SHAPE=RECT1, ORIGIN=(0, '.02+.001+.01')
+ MATERIAL=conductor, TYPE=SIGNAL)
+ CONDUCTOR=(SHAPE=RECT3, ORIGIN=(.002+.005', '.02+.001+.01')
+ MATERIAL=conductor, TYPE=REFERENCE)

```

## Coupled Lines, Broadside, Electrical Length, Field Solver



### Netlist Form

A broadside coupled line, electrical length, field solver instance has the following netlist syntax:

```
Wxxx n1 n2 0 n3 n4 0
```

```
+ L= '(e * 3e8)/(360*F*SQRT(er))' // Convert to physical length
```

```
+ N=2 FSmodel=modelname
```

```
.MATERIAL conductor METAL CONDUCTIVITY=conductivity
```

```
.MATERIAL dielectric DIELECTRIC ER=er LOSSTANGENT=losstangent
```

```
.SHAPE RECT1 RECTANGLE WIDTH=w HEIGHT=h // Conductors
.SHAPE RECT2 RECTANGLE WIDTH='10*w' HEIGHT=h // Ground lines
.LAYERSTACK STACK1
+ LAYER=(conductor, h) // Bottom ground
+ LAYER=(AIR, hl)
+ LAYER=(dielectric, dlayer)
+ LAYER=(AIR, hu)
+ LAYER=(conductor, h)
.MODEL modelname W MODELTYPE=Fieldsolver
+ LAYERSTACK=STACK1
+ CONDUCTOR=(SHAPE=RECT2, ORIGIN=(-gap-10*w', hl)
+ MATERIAL=conductor, TYPE=REFERENCE)
+ CONDUCTOR=(SHAPE=RECT1, ORIGIN=(0, hl)
+ MATERIAL=conductor, TYPE=SIGNAL)
+ CONDUCTOR=(SHAPE=RECT2, ORIGIN=(w+gap', hl)
+ MATERIAL=conductor, TYPE=REFERENCE)
+ CONDUCTOR=(SHAPE=RECT2, ORIGIN=(-gap-10*w', 'hl+h+dlayer')
+ MATERIAL=conductor, TYPE=REFERENCE)
+ CONDUCTOR=(SHAPE=RECT1, ORIGIN=(0, 'hl+h+dlayer')
+ MATERIAL=conductor, TYPE=SIGNAL)
+ CONDUCTOR=(SHAPE=RECT3, ORIGIN=(w+gap', 'hl+h+dlayer')
+ MATERIAL=conductor, TYPE=REFERENCE)
```

$n1$  and  $n2$  are the names of the input nodes.  $n3$  and  $n4$  are the corresponding output nodes. The entry **N=2** is required.

The entry **FModel=modelname** identifies the field solver coplanar waveguide model.

**Table 40: Broadside Coupled Line, Electrical Length, Field Solver Instance Parameters**

Parameter	Description	Units	Default
<b>E</b>	Electrical length	Degree	45
<b>F</b>	Frequency at which E is specified	Hertz	1e9
<b>N</b>	Number of lines (must be 2)	None	2
<b>conductor</b>	Conductor material	None	cond1
<b>conductivity</b>	Conductivity of conductor material		0
<b>dielectric</b>	Dielectric material	None	diel1
<b>dlayer</b>	Thickness of dielectric layer	Meter	1e-3
<b>er</b>	Dielectric constant		2.2

<b>losstangent</b>	Dielectric loss tangent		0
<b>w</b>	Width of conductor	Meter	1e-3
<b>gap</b>	Gap width between conductor and grounds	Meter	1e-3
<b>hu</b>	Thickness of upper air layer	Meter	5e-3
<b>hl</b>	Thickness of lower air layer	Meter	5e-3
<b>h</b>	Thickness of conductor	Meter	1.7145e-5

**Note:** The default values for the Broadside coupled line are the ones assigned when placing a component on the Component library in a schematic. There are NO defaults for netlist designs; all values must be specified.

### Netlist Example

```



W3 Port1 Port2 0 net_1911 net_2 0 N=2
+ L=' (45*3e8) / (360*1e9*SQRT(4.4))
+ FSmode1=BCL1

.MATERIAL copper METAL CONDUCTIVITY=5.8e7
.MATERIAL dielectric DIELECTRIC ER=4.4 LOSSTANGENT=0.02
.SHAPE RECT1 RECTANGLE WIDTH=.002 HEIGHT=.001 // Conductors
.SHAPE RECT2 RECTANGLE WIDTH='10*.002' HEIGHT=.001 // GND lines
.LAYERSTACK STACK1
+ LAYER=(copper, .001) // Bottom ground
+ LAYER=(AIR, .02)
+ LAYER=(dielectric, .01)
+ LAYER=(AIR, .03)
+ LAYER=(copper, .001)
.MODEL BCL1 W MODELTYPE=Fieldsolver
+ LAYERSTACK=STACK1
+ CONDUCTOR=(SHAPE=RECT2, ORIGIN=('-.005-10*.002', .02)
+ MATERIAL=conductor, TYPE=REFERENCE)
+ CONDUCTOR=(SHAPE=RECT1, ORIGIN=(0, .02)
+ MATERIAL=conductor, TYPE=SIGNAL)
+ CONDUCTOR=(SHAPE=RECT2, ORIGIN=('0.002+0.005', .02)
+ MATERIAL=conductor, TYPE=REFERENCE)
+ CONDUCTOR=(SHAPE=RECT2, ORIGIN=('-.005-10*.002',
'.02+0.001+.01')
+ MATERIAL=conductor, TYPE=REFERENCE)
+ CONDUCTOR=(SHAPE=RECT1, ORIGIN=(0, '.02+0.001+.01')
+ MATERIAL=conductor, TYPE=SIGNAL)

```

```
+ CONDUCTOR=(SHAPE=RECT3, ORIGIN=(' .002+.005', '.02+.001+.01')
+ MATERIAL=conductor, TYPE=REFERENCE)
```

## Coupled Lines, Asymmetric, Physical Length, Field Solver



### Netlist Form

An asymmetric coupled line, physical length, field solver instance has the following netlist syntax:

```
Wxxx n1 n2 0 n3 n4 0 [L=length] N=2 FSmodel=modelName
.MATERIAL material METAL CONDUCTIVITY=conductivity
.MATERIAL dielectric DIELECTRIC ER=er LOSSTANGENT=losstangent
```

```
.SHAPE RECT1 RECTANGLE WIDTH=w1 HEIGHT=h

.SHAPE RECT2 RECTANGLE WIDTH=w2 HEIGHT=h

.SHAPE RECT3 RECTANGLE WIDTH='5*(w1+w2)' HEIGHT=h

.LAYERSTACK STACK1
+ LAYER=(dielectric,dlayer)
.MODEL modelname W MODELTYPE=Fieldsolver
+ LAYERSTACK=STACK1
+ CONDUCTOR=(SHAPE=RECT3, ORIGIN=('gap-5*(w1+w2)',dlayer)
+ MATERIAL=conductor, TYPE=REFERENCE)
+ CONDUCTOR=(SHAPE=RECT1, ORIGIN=(0,dlayer)
+ MATERIAL=conductor, TYPE=SIGNAL)
+ CONDUCTOR=(SHAPE=RECT2, ORIGIN=('w1+sep',dlayer)
+ MATERIAL=conductor, TYPE=SIGNAL)
+ CONDUCTOR=(SHAPE=RECT3, ORIGIN=('w1+sep+w2+gap', dlayer)
+ MATERIAL=conductor, TYPE=REFERENCE)
```

*n1* and *n3* are the names of the input nodes. *n2* and *n4* are the corresponding output nodes. The entry **N=2** is required.

The entry **FSmodel=***modelname* identifies the field solver coplanar waveguide model.

**Table 41: Asymmetric Coupled Line, Physical Length, Field Solver Instance Parameters**

Parameter	Description	Units	Default
<b>L</b>	Physical length	Meter	1e-3
<b>N</b>	Number of lines (must be 2)	None	2
<b>material</b>	Conductor material	None	cond1
<b>conductivity</b>	Conductivity of conductor material		57.6e6
<b>dielectric</b>	Dielectric material	None	diel1
<b>er</b>	Dielectric constant		2.2
<b>losstangent</b>	Dielectric loss tangent		0
<b>w1</b>	Width of first conductor	Meter	1e-3
<b>w2</b>	Width of second conductor	Meter	1e-3
<b>gap</b>	Gap width between outer conductors and grounds	Meter	1e-3
<b>sep</b>	Spacing between conductors	Meter	1e-3

**Note:** The default values for the coupled line are the ones assigned when placing a component from the Component library in a schematic. There are NO defaults for netlist designs; all values must be specified.

### Netlist Example


```


W3 Port1 Port2 0 net_1911 net_2 0 N=2 L=0.002 FSmodel=CPW1

.MATERIAL COPPER METAL CONDUCTIVITY=58000000
.MATERIAL dielectric1 DIELECTRIC ER=4.4 LOSSTANGENT=0.02
.SHAPE RECT1 RECTANGLE WIDTH=0.001 HEIGHT=0.002
.SHAPE RECT2 RECTANGLE WIDTH=0.002 HEIGHT=0.002
.SHAPE RECT3 RECTANGLE WIDTH='5*(.001+.002)' HEIGHT=0.002
.LAYERSTACK STACK1
+ LAYER=(dielectric1,0.010)
.MODEL CPW1 W MODELTYPE=Fieldsolver
+ LAYERSTACK=STACK1
+ CONDUCTOR=(SHAPE=RECT3, ORIGIN=('-.005-5*(.001+.002)', .010)
+ MATERIAL=conductor, TYPE=REFERENCE)
+ CONDUCTOR=(SHAPE=RECT1, ORIGIN=(0, .010)
+ MATERIAL=conductor, TYPE=SIGNAL)
+ CONDUCTOR=(SHAPE=RECT2, ORIGIN=(' .001+.003', .010)
+ MATERIAL=conductor, TYPE=SIGNAL)
+ CONDUCTOR=(SHAPE=RECT3, ORIGIN=(' .001+.003+.002+.005', .010)
+ MATERIAL=conductor, TYPE=REFERENCE)

```

## Coupled Lines, Asymmetric, Electrical Length, Field Solver





### Netlist Form

An asymmetric coupled line, physical length, field solver instance has the following netlist syntax:

```

Wxxx n1 n2 0 n3 n4 0
+ L= '(e *3e8)/(360*F*SQRT(er))' // Convert to physical length
+ N=2 FSmodel=modelname

.MATERIAL material METAL CONDUCTIVITY=conductivity

.MATERIAL dielectric DIELECTRIC ER=er LOSSTANGENT=losstangent

.SHAPE RECT1 RECTANGLE WIDTH=w1 HEIGHT=h

.SHAPE RECT2 RECTANGLE WIDTH=w2 HEIGHT=h

.SHAPE RECT3 RECTANGLE WIDTH='5*(w1+w2)' HEIGHT=h

.LAYERSTACK STACK1
+ LAYER=(dielectric,dlayer)
.MODEL modelname W MODELTYPE=Fieldsolver

```



```

+ LAYERSTACK=STACK1
+ CONDUCTOR=(SHAPE=RECT3, ORIGIN=('-gap-5*(w1+w2)', dlayer)
+ MATERIAL=conductor, TYPE=REFERENCE)
+ CONDUCTOR=(SHAPE=RECT1, ORIGIN=(0, dlayer)
+ MATERIAL=conductor, TYPE=SIGNAL)
+ CONDUCTOR=(SHAPE=RECT2, ORIGIN=('w1+sep', dlayer)
+ MATERIAL=conductor, TYPE=SIGNAL)
+ CONDUCTOR=(SHAPE=RECT3, ORIGIN=('w1+sep+w2+gap', dlayer)
+ MATERIAL=conductor, TYPE=REFERENCE)

```

$n1$  and  $n3$  are the names of the input nodes.  $n2$  and  $n4$  are the corresponding output nodes. The entry **N=2** is required.

The entry **FModel=modelname** links the field solver coplanar waveguide instance to the model code.

**Table 42: Asymmetric Coupled Line, Electrical Length, Field Solver Instance Parameters**

Parameter	Description	Units	Default
<b>E</b>	Electrical length	Degree	45
<b>F</b>	Reference frequency for electrical length	Hertz	1e9
<b>N</b>	Number of lines (must be 2)	None	2
<b>material</b>	Conductor material	None	cond1
<b>conductivity</b>	Conductivity of conductor material		576.e6
<b>dielectric</b>	Dielectric material	None	diel1
<b>er</b>	Dielectric constant		2.2
<b>losstangent</b>	Dielectric loss tangent		0
<b>w1</b>	Width of first conductor	Meter	1e-3
<b>w2</b>	Width of second conductor	Meter	1e-3
<b>gap</b>	Gap width between outer conductors and grounds	Meter	1e-3
<b>sep</b>	Spacing between conductors	Meter	1e-3

**Note:** The default values for the coupled line are the ones assigned when placing a component from the Component library in a schematic. There are NO defaults for netlist designs; all values must be specified.

### Netlist Example



```

W3 Port1 Port2 0 net_1911 net_2 0 N=2
+ L=' (45*3e8) / (360*1e9*SQRT(4.4))
+ FModel=CPW1

.MATERIAL COPPER METAL CONDUCTIVITY=58000000
.MATERIAL dielectric1 DIELECTRIC ER=4.4 LOSSTANGENT=0.02
.SHAPE RECT1 RECTANGLE WIDTH=0.001 HEIGHT=0.002
.SHAPE RECT2 RECTANGLE WIDTH=0.002 HEIGHT=0.002
.SHAPE RECT3 RECTANGLE WIDTH='5*(.001+.002)' HEIGHT=0.002
.LAYERSTACK STACK1
+ LAYER=(dielectric1,0.010)
.MODEL CPW1 W MODELTYPE=Fieldsolver
+ LAYERSTACK=STACK1
+ CONDUCTOR=(SHAPE=RECT3, ORIGIN=('-.005-5*(.001+.002)',.010)
+ MATERIAL=conductor, TYPE=REFERENCE)
+ CONDUCTOR=(SHAPE=RECT1, ORIGIN=(0,.010)
+ MATERIAL=conductor, TYPE=SIGNAL)
+ CONDUCTOR=(SHAPE=RECT2, ORIGIN=('.001+.003',.010)
+ MATERIAL=conductor, TYPE=SIGNAL)
+ CONDUCTOR=(SHAPE=RECT3, ORIGIN=('.001+.003+.002+.005', .010)
+ MATERIAL=conductor, TYPE=SIGNAL)

```

## Lange Coupler, Physical Length



## Netlist Format

A Lange coupler, physical length instance has the following netlist format:

```
ACPWLANGxxx n1 n2 n3 n4 N=4 W=val S=val P=val
WF=val GF=val WA=val HA=val SO=val
COMPONENT=cpwlange_physical SUBSTRATE=substrate_name
```

$n1$ ,  $n2$ ,  $n3$ , and  $n4$  are the names of the nodes attached to the coupler. The entry **COMPONENT=cpwlange\_physical** identifies the element.

The **SUBSTRATE=substrate\_name** is the coplanar waveguide substrate model name selected for the design (see "[Coplanar Waveguide Substrate Model](#)" on page 6-55 for details).

**Table 43: Lange Coupler, Physical Length Instance Parameters**

Parameter	Description	Unit	Default
<b>N</b>	Number of lines. Must be 4.	None	4
<b>W</b>	Conductor width	Meter	1e-3
<b>S</b>	Conductor spacing	Meter	1e-3
<b>P</b>	Physical length	Meter	10e-3
<b>WF</b>	Center conductor width of feeding lines	Meter	0.5e-3
<b>GF</b>	Slot width of feeding lines	Meter	0.5e-3
<b>WA</b>	Width of air bridges	Meter	0.1e-3
<b>HA</b>	Height of air bridges	Meter	0.1e-3
<b>SO</b>	Distance to ground plane	Meter	1e-3

## Netlist Example

```
ACPWLANG1 Port1 Port2 Port3 Port4 N=4 W=1e-3 S=.2e-3 P=10e-3
+ COMPONENT=cpwlange_physical SUBSTRATE=CPW1
```

where CPW1, the selected layout technology or substrate type, has a definition such as:



```
.SUB CPW1 CPW(
+ H=0.001524 Er=4.4 TAND=0.02 HU=2.54E-4 HL=2.54e-4
+ MET1=1.724137931034483 T1=2.54e-5 RGH=0)
```

## Notes

1. The conductor width of all fingers is  $W$ . The distance between all fingers is  $S$ .
2. The number of fingers,  $N$ , must be 4.

3. Port 1 is the input port, port 2 is the coupled port, port 3 is the through port, and port 4 is the isolated port.
4. The length of air bridges used to approximate their parasitic effects, is  $2*(W+S)$ .

## Lange Coupler, Electrical Length



### Netlist Format

A Lange coupler, electrical length instance has the following netlist format:

```
ACPWLANGExxx n1 n2 n3 n4 N=4 W=val S=val E=val F=val
WF=val GF=val WA=val HA=val SO=val
COMPONENT=cpwlange_electrical SUBSTRATE=substrate_name
```

$n1$ ,  $n2$ ,  $n3$ , and  $n4$  are the names of the nodes attached to the coupler. The entry **COMPONENT=cpwlange\_electrical** identifies the element.

The **SUBSTRATE=substrate\_name** is the coplanar waveguide substrate model name selected for the design (see "[Coplanar Waveguide Substrate Model](#)" on page 6-55 for details).

**Table 44: Lange Coupler, Electrical Length Instance Parameters**

Parameter	Description	Unit	Default
<b>N</b>	Number of lines. Must be 4.	None	4
<b>W</b>	Conductor width	Meter	1e-3
<b>S</b>	Conductor spacing	Meter	1e-3
<b>E</b>	Electrical length	Degree	90
<b>F</b>	Frequency at which E is taken	Hz	1e9
<b>WF</b>	Center conductor width of feeding lines	Meter	0.5e-3
<b>GF</b>	Slot width of feeding lines	Meter	0.5e-3
<b>WA</b>	Width of air bridges	Meter	0.1e-3
<b>HA</b>	Height of air bridges	Meter	0.1e-3
<b>SO</b>	Distance to ground plane	Meter	1e-3

### Netlist Example

```
ACPWLANGE1 Port1 Port2 Port3 Port4 N=4 W=1e-3 S=.2e-3 E=75
+ COMPONENT=cpwlange_electrical SUBSTRATE=CPW1
```



where CPW1, the selected layout technology or substrate type, has a definition such as:

```
.SUB CPW1 CPW(
+ H=0.001524 Er=4.4 TAND=0.02 HU=2.54E-4 HL=2.54e-4
+ MET1=1.724137931034483 T1=2.54e-5 RGH=0)
```

### Notes

1. The conductor width of all fingers is  $W$ . The distance between all fingers is  $S$ .
2. The number of fingers,  $N$ , must be 4.
3. Port 1 is the input port, port 2 is the coupled port, port 3 is the through port, and port 4 is the isolated port.
4. The length of air bridges used to approximate their parasitic effects, is  $2*(W+S)$ .

## Rectangular Inductor



### Netlist Format

An instance of a coplanar waveguide rectangular inductor has the following netlist syntax:

```
Axxx n1 N=val D=val W=val S=val] HA=val WA=val SG=val T=val]  
RB=val COMPONENT=cpwreci SUBSTRATE=substrate_name
```

$n1$  is the name of the node attached to the rectangular inductor. The entry **COMPONENT=cpwreci** identifies the element as a coplanar waveguide open stub, physical length.

The **SUBSTRATE=substrate\_name** is the coplanar waveguide substrate model name selected for the design (see "[Coplanar Waveguide Substrate Model](#)" on page 6-55 for details).

**Table 45: Coplanar Waveguide Rectangular Inductor Instance Parameters**

Parameter	Description	Units	Default
<b>N</b>	Number of turns	None	5.5
<b>D</b>	Spiral outer dimension	Meter	10e-3
<b>W</b>	Conductor width	Meter	0.5e-3
<b>S</b>	Spacing between turns	Meter	0.2e-3
<b>HA</b>	Height of air bridge	Meter	3.0e-6
<b>WA</b>	Width of air bridge	Meter	10e-6
<b>SG</b>	Distance to ground plane	Meter	0.5e-6
<b>T</b>	Conductor thickness	Meter	Substrate Metallization
<b>RB</b>	Bulk resistivity	$\mu$ -Ohm/cm	Substrate Metallization

### Netlist Example

```
A2 Port1 Port2 D=12e-3 N=4 W=0.6e-3 S=0.3e-3 HA=7e-6 WA=11e-6
SG=0.4e-6 COMPONENT=cpwreci SUBSTRATE=CPW1
```


where CPW1, the selected layout technology or substrate type, has a definition such as:

```
.SUB CPW1 CPW(
+ H=0.001524 Er=4.4 TAND=0.02 HU=2.54E-4 HL=2.54e-4
+ MET1=1.724137931034483 T1=2.54e-5 RGH=0)
```

### Notes

1. This model is not recommended beyond the first resonant frequency.
2. The model is restricted to a square CPW spiral.
3. An error occurs if the size of the inductor cannot accommodate the specified number of turns.
4. The number of turns  $N$  has to be an integer multiple of half a turn, i.e., 0.5, 1, 1.5, ...

## Thin Film Resistor



### Netlist Format

An instance of a coplanar waveguide thin film resistor has the following netlist syntax:

```
ACPWTFRxxx n1 n2 W=val G=val P=val RB=val T=val
COMPONENT=cpw_thinfilm_rb SUBSTRATE=substrate_name
```

*n1* and *n2* are the names of the nodes attached to the resistor. The entry **COMPONENT=cpw\_thinfilm\_rb** identifies the element.

The **SUBSTRATE=substrate\_name** is the coplanar waveguide substrate model name selected for the design (see "[Coplanar Waveguide Substrate Model](#)" on page 6-55 for details).

**Table 46: Coplanar Waveguide Thin-Film Resistor Instance Parameters**

Parameter	Description	Units	Default
<b>W</b>	Width of center conductor	Meter	1.0e-3
<b>G</b>	Slot gap width	Meter	1.0e-3
<b>P</b>	Physical length	Meter	1.0e-3
<b>RB</b>	Bulk resistivity	μohm-cm	300
<b>T</b>	Thickness of thin-film resistor	Meter	1e-3

### Netlist Example

```
ACPWTFR5 net1 net5 W=0.75e-3 G=1.1e-3 P=2.5e-3 T=1.75e-4
+ COMPONENT=cpw_thinfilm_rb SUBSTRATE=CPW1
```

where CPW1, the selected layout technology or substrate type, has a definition such as:


```
.SUB CPW1 CPW(
+ H=0.001524 Er=4.4 TAND=0.02 HU=2.54E-4 HL=2.54e-4
+ MET1=1.724137931034483 T1=2.54e-5 RGH=0)
```

### Notes

1. A lossy transmission line is used to model the TFR section. Distributed effects are thus taken into consideration.
2. The user needs to define the CPW steps, if any. They are not included in the TFR model.



## Open Stub, Physical Length



### Netlist Format

An instance of a coplanar waveguide open stub, physical length has the following netlist syntax:

```
Axxx n1 [W=val] [G=val] [P=val] [GAP=val]
COMPONENT=cpw_open_stub_physical SUBSTRATE=substrate_name
```

*n1* is the name of the node attached to the open stub. The entry **COMPONENT=cpw\_open\_stub\_physical** identifies the element as a coplanar waveguide open stub, physical length.

The **SUBSTRATE=substrate\_name** is the coplanar waveguide substrate model name selected for the design (see "[Coplanar Waveguide Substrate Model](#)" on page 6-55 for details).

**Table 47: Coplanar Waveguide Open Stub, Physical Length Instance Parameters**

Parameter	Description	Units	Default
<b>W</b>	Width of center conductor	Meter	1.0e-3
<b>G</b>	Slot gap width	Meter	1.0e-3
<b>P</b>	Physical length	Meter	5.0e-3
<b>GAP</b>	Gap width at end of CPW line	Meter	1.0e-3


### Netlist Example

```
A5 Port1 W=0.75e-3 G=1.1e-3 P=2.5e-3 GAP=1.75e-3
COMPONENT=cpw_open_stub_physical SUBSTRATE=CPW1
```

where CPW1, the selected layout technology or substrate type, has a definition such as:

```
.SUB CPW1 CPW(
+ H=0.001524 Er=4.4 TAND=0.02 HU=2.54E-4 HL=2.54e-4
+ MET1=1.724137931034483 T1=2.54e-5 RGH=0)
```

## Open Stub, Physical Length with Reference



### Netlist Format

An instance of a coplanar waveguide open stub, physical length with reference has the following netlist syntax:

```
Axxx n1 n2 [W=val] [G=val] [P=val] [GAP=val]
COMPONENT=cpw_open_stub_physical SUBSTRATE=substrate_name
```

$n1$  is the name of the node attached to the open stub.  $n2$  is the reference node. The entry **COMPONENT=cpw\_open\_stub\_physical** identifies the element as a coplanar waveguide open stub, physical length.

The **SUBSTRATE=substrate\_name** is the coplanar waveguide substrate model name selected for the design (see "[Coplanar Waveguide Substrate Model](#)" on page 6-55 for details).

**Table 48: Coplanar Waveguide Open Stub, Physical Length with Reference Instance Parameters**

Parameter	Description	Units	Default
<b>W</b>	Width of center conductor	Meter	1.0e-3
<b>G</b>	Slot gap width	Meter	1.0e-3
<b>P</b>	Physical length	Meter	5.0e-3
<b>GAP</b>	Gap width at end of CPW line	Meter	1.0e-3


### Netlist Example

```
A5 Port1 Port2 W=0.75e-3 G=1.1e-3 P=2.5e-3 GAP=1.75e-3
COMPONENT=cpw_open_stub_physical SUBSTRATE=CPW1
```

where CPW1, the selected layout technology or substrate type, has a definition such as:

```
.SUB CPW1 CPW(
+ H=0.001524 Er=4.4 TAND=0.02 HU=2.54E-4 HL=2.54e-4
+ MET1=1.724137931034483 T1=2.54e-5 RGH=0)
```

### Open Stub, Electrical Length



### Netlist Format

An instance of a coplanar waveguide open stub, electrical length has the following netlist syntax:

```
Axxx n1 [W=val] [G=val] [GAP=val] [E=val] [F=val]
COMPONENT=cpw_open_stub_e SUBSTRATE=substrate_name
```

*n1* is the name of the node attached to the open stub. The entry **COMPONENT=cpw\_open\_stub\_e** identifies the element as a coplanar waveguide open stub, electrical length.

The **SUBSTRATE=substrate\_name** is the coplanar waveguide substrate model name selected for the design (see "[Coplanar Waveguide Substrate Model](#)" on page 6-55 for details).

**Table 49: Coplanar Waveguide Open Stub, Electrical Length Instance Parameters**

Parameter	Description	Units	Default
<b>W</b>	Width of center conductor	Meter	1.0e-3
<b>G</b>	Slot gap width	Meter	1.0e-3
<b>GAP</b>	Gap width at end of CPW line	Meter	1.0e-3
<b>E</b>	Electrical length	Degree	45
<b>F</b>	Reference frequency for E	Hz	1.0e9


### Netlist Example


```
A5 Port1 W=0.75e-3 G=1.1e-3 GAP=1.75e-3 E=50 F=2.0e9
COMPONENT=cpw_open_stub_e SUBSTRATE=CPW1
```

where CPW1, the selected layout technology or substrate type, has a definition such as:

```
.SUB CPW1 CPW(
+ H=0.001524 Er=4.4 TAND=0.02 HU=2.54E-4 HL=2.54e-4
+ MET1=1.724137931034483 T1=2.54e-5 RGH=0)
```

## Open Stub, Electrical Length with Reference





### Netlist Format

An instance of a coplanar waveguide open stub, electrical length with reference has the following netlist syntax:

```
Axxx n1 n2 [W=val] [G=val] [GAP=val] [E=val] [F=val]
COMPONENT=cpw_open_stub_e SUBSTRATE=substrate_name
```

$n1$  is the name of the node attached to the open stub.  $n2$  is the reference node. The entry **COMPONENT=cpw\_open\_stub\_e** identifies the element as a coplanar waveguide open stub, electrical length.

The **SUBSTRATE=substrate\_name** is the coplanar waveguide substrate model name selected for the design (see "[Coplanar Waveguide Substrate Model](#)" on page 6-55 for details).

**Table 50: Coplanar Waveguide Open Stub, Electrical Length with Reference Instance Parameters**

Parameter	Description	Units	Default
<b>W</b>	Width of center conductor	Meter	1.0e-3
<b>G</b>	Slot gap width	Meter	1.0e-3
<b>GAP</b>	Gap width at end of CPW line	Meter	1.0e-3
<b>E</b>	Electrical length	Degree	45
<b>F</b>	Reference frequency for E	Hertz	1.0e9


### Netlist Example

```
A5 Port1 Port2 W=0.75e-3 G=1.1e-3 GAP=2.5e-3 E=50 F=2.0e9
COMPONENT=cpw_open_stub_e SUBSTRATE=CPW1
```

where CPW1, the selected layout technology or substrate type, has a definition such as:

```
.SUB CPW1 CPW(
+ H=0.001524 Er=4.4 TAND=0.02 HU=2.54E-4 HL=2.54e-4
+ MET1=1.724137931034483 T1=2.54e-5 RGH=0)
```

## Shorted Stub, Physical Length



### Netlist Format

An instance of a coplanar waveguide shorted stub, physical length has the following netlist syntax:

```
Axxx n1 [W=val] [G=val] [P=val]
COMPONENT=cpw_short_stub_physical SUBSTRATE=substrate_name
```

*n1* is the name of the node attached to the shorted stub. The entry **COMPONENT=cpw\_short\_stub\_physical** identifies the element as a coplanar waveguide shorted stub, physical length.

The **SUBSTRATE=substrate\_name** is the coplanar waveguide substrate model name selected for the design (see ["Coplanar Waveguide Substrate Model"](#) on page 6-55 for details).

**Table 51: Coplanar Waveguide Shorted Stub,  
Physical Length Instance Parameters**

Parameter	Description	Units	Default
<b>W</b>	Width of center conductor	Meter	1.0e-3
<b>G</b>	Slot gap width	Meter	1.0e-3
<b>P</b>	Physical length	Meter	1.0e-3


### Netlist Example

```
A5 Port1 W=0.75e-3 G=1.1e-3 P=2.5e-3
COMPONENT=cpw_short_stub_physical SUBSTRATE=CPW1
```

where CPW1, the selected layout technology or substrate type, has a definition such as:

```
.SUB CPW1 CPW(
+ H=0.001524 Er=4.4 TAND=0.02 HU=2.54E-4 HL=2.54e-4
+ MET1=1.724137931034483 T1=2.54e-5 RGH=0)
```

### Shorted Stub, Physical Length with Reference



### Netlist Format

An instance of a coplanar waveguide shorted stub, physical length with reference has the following netlist syntax:

```
Axxx n1 n2 [W=val] [G=val] [P=val]
COMPONENT=cpw_short_stub_physical SUBSTRATE=substrate_name
```

$n1$  is the name of the node attached to the open stub.  $n2$  is the reference node. The entry **COMPONENT=cpw\_short\_stub\_physical** identifies the element as a coplanar waveguide shorted stub, physical length.

The **SUBSTRATE=substrate\_name** is the coplanar waveguide substrate model name selected for the design (see "[Coplanar Waveguide Substrate Model](#)" on page 6-55 for details).

**Table 52: Coplanar Waveguide Shorted Stub, Physical Length with Reference Instance Parameters**

Parameter	Description	Units	Default
<b>W</b>	Width of center conductor	Meter	1.0e-3
<b>G</b>	Slot gap width	Meter	1.0e-3
<b>P</b>	Physical length	Meter	1.0e-3


### Netlist Example

```
A5 Port1 Port2 W=0.75e-3 G=1.1e-3 P=2.5e-3
COMPONENT=cpw_short_stub_physical SUBSTRATE=CPW1
```


where CPW1, the selected layout technology or substrate type, has a definition such as:

```
.SUB CPW1 CPW(
+ H=0.001524 Er=4.4 TAND=0.02 HU=2.54E-4 HL=2.54e-4
+ MET1=1.724137931034483 T1=2.54e-5 RGH=0)
```

## Shorted Stub, Electrical Length







### Netlist Format

An instance of a coplanar waveguide shorted stub, electrical length has the following netlist syntax:

```
Axxx n1 [W=val] [G=val] [E=val] [F=val]
COMPONENT=cpw_short_stub_electrical SUBSTRATE=substrate_name
```

$n1$  is the name of the node attached to the shorted stub. The entry **COMPONENT=cpw\_short\_stub\_electrical** identifies the element as a coplanar waveguide shorted stub, electrical length.

The **SUBSTRATE=substrate\_name** is the coplanar waveguide substrate model name selected for the design (see "[Coplanar Waveguide Substrate Model](#)" on page 6-55 for details).

**Table 53: Coplanar Waveguide Shorted Stub, Electrical Length Instance Parameters**

Parameter	Description	Units	Default
<b>W</b>	Width of center conductor	Meter	1.0e-3
<b>G</b>	Slot gap width	Meter	1.0e-3
<b>E</b>	Electrical length	Degree	45
<b>F</b>	Reference frequency for E	Hz	1.0e9


### Netlist Example

```
A5 Port1 W=0.75e-3 G=1.1e-3 E=50 F=2.039
COMPONENT=cpw_short_stub_electrical SUBSTRATE=CPW1
```

where CPW1, the selected layout technology or substrate type, has a definition such as:

```
.SUB CPW1 CPW(
+ H=0.001524 Er=4.4 TAND=0.02 HU=2.54E-4 HL=2.54e-4
+ MET1=1.724137931034483 T1=2.54e-5 RGH=0)
```

## Shorted Stub, Electrical Length with Reference



### Netlist Format

An instance of a coplanar waveguide shorted stub, electrical length with reference has the following netlist syntax:

```
Axxx n1 n2 [W=val] [G=val] [E=val] [F=val]
COMPONENT=cpw_short_stub_electrical SUBSTRATE=substrate_name
```

*n1* is the name of the node attached to the shorted stub. *n2* is the reference node. The entry **COMPONENT=cpw\_short\_stub\_electrical** identifies the element as a coplanar waveguide shorted stub, electrical length.

The **SUBSTRATE=substrate\_name** is the coplanar waveguide substrate model name selected for the design (see "[Coplanar Waveguide Substrate Model](#)" on page 6-55 for details).

**Table 54: Coplanar Waveguide Shorted Stub, Physical Length with Reference Instance Parameters**

Parameter	Description	Units	Default
W	Width of center conductor	Meter	1.0e-3
G	Slot gap width	Meter	1.0e-3
E	Electrical length	Degree	45
F	Reference frequency for E	Hertz	1.0e9



### Netlist Example

```
A5 Port1 Port2 W=0.75e-3 G=1.1e-3 E=50 F=.0e9
COMPONENT=cpw_short_stub_electrical SUBSTRATE=CPW1
```

where CPW1, the selected layout technology or substrate type, has a definition such as:

```
.SUB CPW1 CPW(
+ H=0.001524 Er=4.4 TAND=0.02 HU=2.54E-4 HL=2.54e-4
+ MET1=1.724137931034483 T1=2.54e-5 RGH=0)
```

### Tapered Line



## Netlist Format

An instance of a grounded coplanar waveguide tapered line has the following netlist syntax:

```
Axxx n1 n2 [W1=val] [W2=val] [G1=val] [G2=val] [P=val]
[TAPER="LINWIDTH"|"EXPWIDTH"]
COMPONENT=cpw_tapered_line SUBSTRATE=substrate_name
```

$n1$  and  $n2$  are the names of the nodes attached to the transmission line. The entry **COMPONENT=cpw\_tapered\_line** identifies the element as a grounded coplanar waveguide transmission line, physical length.

The **SUBSTRATE=substrate\_name** is the coplanar waveguide substrate model name selected for the design (see "[Coplanar Waveguide Substrate Model](#)" on page 6-55 for details).

**Table 55: Coplanar Waveguide Tapered Line Instance Parameters**

Parameter	Description	Units	Default
<b>W1</b>	Width of node 1 conductor	Meter	1.0e-3
<b>W2</b>	Width of node 2 conductor	Meter	2.0e-3
<b>G1</b>	Slot width at node 1	Meter	0.5e-3
<b>G2</b>	Slot width at node 2	Meter	0.75e-3
<b>P</b>	Physical length	Meter	1.0e-2

## Netlist Example


```
A5 Port1 Port2 W1=0.75e-3 W2=1.5e-3 G1=1.1e-3 G2=2.1e-3 P=2e-2
+ COMPONENT=cpw_tapered_line SUBSTRATE=CPW1
```

where CPW1, the selected layout technology or substrate type, has a definition such as:

```
.SUB CPW1 CPW(
+ H=0.001524 Er=4.4 TAND=0.02 HU=2.54E-4 HL=2.54e-4
+ MET1=1.724137931034483 T1=2.54e-5 RGH=0)
```

## Transmission Line, Physical Length





### Netlist Format

An instance of a coplanar waveguide transmission line, physical length has the following netlist syntax:

```
Axxx n1 n2 [W=val] [G=val] [P=val]
COMPONENT=cpwtrl SUBSTRATE=substrate_name
```

$n1$  and  $n2$  are the names of the nodes attached to the transmission line. The entry **COMPONENT=cpwtrl** identifies the element as a coplanar waveguide transmission line, physical length.

The **SUBSTRATE=substrate\_name** is the coplanar waveguide substrate model name selected for the design (see ["Coplanar Waveguide Substrate Model"](#) on page 6-55 for details).

**Table 56: Coplanar Waveguide Transmission Line, Physical Length Instance Parameters**

Parameter	Description	Units	Default
<b>W</b>	Width of center conductor	Meter	1.0e-3
<b>G</b>	Slot gap width	Meter	1.0e-3
<b>P</b>	Physical length	Meter	1.0e-2


### Netlist Example

```
A5 Port1 Port2 W=0.75e-3 G=1.1e-3 P=2e-2 COMPONENT=cpwtrl
SUBSTRATE=CPW1
```

where CPW1, the selected layout technology or substrate type, has a definition such as:

```
.SUB CPW1 CPW(
+ H=0.001524 Er=4.4 TAND=0.02 HU=2.54E-4 HL=2.54e-4
+ MET1=1.724137931034483 T1=2.54e-5 RGH=0)
```

## Transmission Line, Physical Length with Reference



### Netlist Format

An instance of a coplanar waveguide transmission line, physical length with reference has the following netlist syntax:

```
Axxx n1 n2 n3 n4 [W=val] [G=val]
COMPONENT=cpwtrl SUBSTRATE=substrate_name
```

$n1$  and  $n2$  are the names of the nodes attached to the transmission line.  $n3$  and  $n4$  are the reference nodes. The entry **COMPONENT=cpwtrl** identifies the element as a coplanar waveguide transmission line, physical length.

The **SUBSTRATE=substrate\_name** is the coplanar waveguide substrate model name selected for the design (see ["Coplanar Waveguide Substrate Model"](#) on page 6-55 for details).

**Table 57: Coplanar Waveguide Transmission Line, Physical Length with Reference Instance Parameters**

Parameter	Description	Units	Default
<b>W</b>	Width of center conductor	Meter	1.0e-3
<b>G</b>	Slot gap width	Meter	1.0e-3
<b>P</b>	Physical length	Meter	1.0e-2


### Netlist Example

```
A5 Port1 Port2 Port3 Port4 W=0.75e-3 G=1.1e-3 P=2e-2
COMPONENT=cpwtr1 SUBSTRATE=CPW1
```

where CPW1, the selected layout technology or substrate type, has a definition such as:

```
.SUB CPW1 CPW(
+ H=0.001524 Er=4.4 TAND=0.02 HU=2.54E-4 HL=2.54e-4
+ MET1=1.724137931034483 T1=2.54e-5 RGH=0)
```

## Transmission Line, Electrical Length



### Netlist Format

An instance of a coplanar waveguide transmission line, electrical length has the following netlist syntax:

```
Axxx n1 n2 [W=val] [E=val] [F=val] [G=val]
COMPONENT=cpwtr1_e SUBSTRATE=substrate_name
```

$n1$  and  $n2$  are the names of the nodes attached to the bend. The entry **COMPONENT=cpwtrl\_e** identifies the element as a coplanar waveguide transmission line, electrical length.

The **SUBSTRATE=substrate\_name** is the coplanar waveguide substrate model name selected for the design (see "[Coplanar Waveguide Substrate Model](#)" on page 6-55 for details).

**Table 58: Coplanar Waveguide Transmission Line, Electrical Length Instance Parameters**

Parameter	Description	Units	Default
<b>W</b>	Width of center conductor	Meter	1.0e-3
<b>G</b>	Slot gap width	Meter	1.0e-3
<b>E</b>	Electrical length	Degree	45
<b>F</b>	Reference frequency for electrical length	Hertz	1e9


**Netlist Example**

```
A5 Port1 Port2 W=0.75e-3 G=1.1e-3 F=2e9 COMPONENT=cpwtrl_e
SUBSTRATE=CPW1
```

where CPW1, the selected layout technology or substrate type, has a definition such as:

```
.SUB CPW1 CPW(
+ H=0.001524 Er=4.4 TAND=0.02 HU=2.54E-4 HL=2.54e-4
+ MET1=1.724137931034483 T1=2.54e-5 RGH=0)
```

**Transmission Line, Electrical Length with Reference**



Coplanar Waveguide Elements 6-48



## Netlist Format

An instance of a coplanar waveguide transmission line, electrical length has the following netlist syntax:

```
Axxx n1 n2 n3 n4 [W=val] [E=val] [F=val] [G=val]
COMPONENT=cpwtrl_e SUBSTRATE=substrate_name
```

$n1$  and  $n2$  are the names of the nodes attached to the bend.  $n3$  and  $n4$  are the reference nodes. The entry **COMPONENT=cpwtrl\_e** identifies the element as a coplanar waveguide transmission line, electrical length.

The **SUBSTRATE=substrate\_name** is the coplanar waveguide substrate model name selected for the design (see ["Coplanar Waveguide Substrate Model"](#) on page 6-55 for details).

**Table 59: Coplanar Waveguide Transmission Line, Electrical Length with Reference Instance Parameters**

Parameter	Description	Units	Default
<b>W</b>	Width of center conductor	Meter	1.0e-3
<b>G</b>	Slot gap width	Meter	1.0e-3
<b>E</b>	Electrical length	Degree	45
<b>F</b>	Reference frequency for electrical length	Hertz	1e9



## Netlist Example

```
A5 Port1 Port2 Port3 Port4 W=0.75e-3 G=1.1e-3 F=2e9
COMPONENT=cpwtrl_e SUBSTRATE=CPW1
```

where CPW1, the selected layout technology or substrate type, has a definition such as:

```
.SUB CPW1 CPW(
+ H=0.001524 Er=4.4 TAND=0.02 HU=2.54E-4 HL=2.54e-4
+ MET1=1.724137931034483 T1=2.54e-5 RGH=0)
```

## Gap



### Netlist Format

An instance of a coplanar waveguide gap has the following netlist syntax:

```

ACPWGAPxxxx n1 n2 COMPONENT=cpw_gap W=val G=val GAP=val
SUBSTRATE=substrate_name
    
```

*n1* and *n2* are the names of the nodes attached to the gap. The entry **COMPONENT=cpw\_gap** identifies the element.

The **SUBSTRATE=***substrate\_name* is the coplanar waveguide substrate model name selected for the design (see "[Coplanar Waveguide Substrate Model](#)" on page 6-55 for details).

**Table 60: Coplanar Waveguide Gap Instance Parameters**

Parameter	Description	Units	Default
-----------	-------------	-------	---------

<b>W</b>	Width of center conductor	Meter	1.0e-3
<b>G</b>	Slot width	Meter	1.0e-3
<b>GAP</b>	Gap width	Meter	1.0e-3

### Netlist Example

```
ACPWGAP:5 Port1 Port2 W=1.1mm G=0.75mm GAP=1.5mm
COMPONENT=cpw_gap SUBSTRATE=CPW1
```

where CPW1, the selected layout technology or substrate type, has a definition such as:

```
.SUB CPW1 CPW(
+ H=0.001524 Er=4.4 TAND=0.02 HU=2.54E-4 HL=2.54e-4
+ MET1=1.724137931034483 T1=2.54e-5 RGH=0)
```



### Notes

1. Quasi-Static behavior is assumed in the analysis. This assumption is valid for most CPW applications in a wide frequency range.
2. Only the symmetrical case is considered.
3. The model computes the equivalent PI-network capacitances.
4. In the derivation for the capacitances, an infinitely thick homogeneous substrate is assumed. Thus, these expressions are limited to thick CPW substrates ( $t > W + 2G$ ).

### References

- [1] Gevorgian, S., Deleniv, A., Martinson, T., Galchenko, S., Linner, P. and Vendik, I., "CAD model of a gap in a coplanar waveguide," Int. J. Microw. Millim.-Wave Computer-Aided Eng., pp. 369-377.
- [2] Dib, N., "Comprehensive study of CAD models of several coplanar waveguide discontinuities," IEEE Proc-Microwave Antennas Propagation, Vol. 152, No. 2, April 2005, pp. 69-76.

## Slot Gap



### Netlist Format

An instance of a coplanar waveguide slot gap has the following netlist syntax:

```
ACPWSGAP:xxxx n1 n2 COMPONENT=cpw_slot_gap W=val G=val D=val
SUBSTRATE=substrate_name
```

$n1$  and  $n2$  are the names of the nodes attached to the slot gap. The entry **COMPONENT=cpw\_slot\_gap** identifies the element.

The **SUBSTRATE=substrate\_name** is the coplanar waveguide substrate model name selected for the design (see "[Coplanar Waveguide Substrate Model](#)" on page 6-55 for details).

**Table 61: Coplanar Waveguide Slot Gap Instance Parameters**

Parameter	Description	Units	Default
-----------	-------------	-------	---------

<b>W</b>	Width of center conductor	Meter	1.0e-3
<b>G</b>	Slot width	Meter	1.0e-3
<b>D</b>	Separation distance	Meter	1.0e-3

### Netlist Example

```
ACPWSGAP:5 Port1 Port2 W=1.1mm G=0.75mm D=1.5mm
COMPONENT=cpw_slot_gap SUBSTRATE=CPW1
```

where CPW1, the selected layout technology or substrate type, has a definition such as:

```
.SUB CPW1 CPW(
+ H=0.001524 Er=4.4 TAND=0.02 HU=2.54E-4 HL=2.54e-4
+ MET1=1.724137931034483 T1=2.54e-5 RGH=0)
```

### Notes

1. Quasi-Static behavior is assumed in the analysis. This assumption is valid for most CPW applications in a wide frequency range.
2. Only the symmetrical case is considered.
3. The model computes the equivalent T-network inductances.

### References

[1] W. Getsinger, "Circuit Duals of Planar Transmission Media," 1983 IEEE MTT-S Digest, pp. 154-156.

[2] J. Everard, and K. Cheng, "High performance Direct Coupled Bandpass Filters on Coplanar Waveguide," IEEE Trans. on MTT, Sep. 1993, pp. 1568-1573.

## Selecting None for the Initial Substrate

For Nexxim designs that are created with the **Schematic Editor**, the initial selection of a global substrate type is made on the **Choose Layout Technology** window that appears when you select Insert Nexxim Circuit Design on the Project menu.

However, no coplanar waveguide substrates are available in the **Choose Layout Technology** window.


If you wish to use a coplanar waveguide substrate, you must create it as a custom substrate type.

In the **Choose Layout Technology** window, click **None**. The design opens, but no substrate type is applied to instances of distributed elements until you create a custom substrate type.

See "[Coplanar Waveguide Substrate Model](#)" on page 6-55 for details.

## Creating a Custom Coplanar Waveguide Substrate

To create a coplanar waveguide substrate definition, open the Nexxim design icon (e.g., "Nexxim1"), then right-click the **Data** field and select **Add Substrate Definition** to open the **Substrate Definition** window. Specify the name of your new substrate (the following example uses the name "CPW\_custom").



Select **Coplanar Waveguide** as the **Substrate Type**. Complete the specifications for the **Dielectric** and the **Trace Metallization**.

(see the "[Coplanar Waveguide Substrate Model](#)" on the facing page help topic for guidelines on defining coplanar waveguide substrates.


When the substrate definition is complete, click **OK**.

If you selected **None** for the global substrate type in the **Choose Layout Technology** window, the custom coplanar waveguide substrate becomes the global substrate type.

When an element is instantiated, it includes a **SUBSTRATE=substrate\_name** entry in its netlist syntax. **Electronics Desktop** automatically inserts the global *substrate\_name* into the netlist entry for the instantiated element.

## Selecting a Coplanar Waveguide Substrate at the Component Level

To specify a custom substrate type, or to change to a different predefined substrate type, you must make the assignment individually for each component. Double-click the distributed element to open the **Properties** window:





The **SUB** property identifies the substrate that is currently applied to the element. In the example above, a custom substrate type named “MS\_custom” appears as the value of the **SUB** property.

To change to a different substrate type, click in the **SUB** Value field and select the appropriate substrate name as the value of the **SUB** property. Then click **OK**.

**Note:** All distributed elements in a given design must use the same substrate type.

## Coplanar Waveguide Substrate Model



### Metallization

## Defining a Coplanar Waveguide Substrate

To add a new coplanar waveguide substrate definition to an existing design, expand the **Project** icon, the **Design** icon. Right-click the **Data** icon and select **Add Substrate Definition** to open the **Substrate Definition** window. Then add the substrate name and parameters as appropriate, and click **OK**.

To edit the definition of an existing substrate, expand the **Project** icon, the **Design** icon, the **Data** icon. Click icon for a substrate to open the **Substrate Definition** window. Then add or modify the substrate parameters as appropriate, and click **OK**.

## Coplanar Waveguide Substrate Model Netlist Format

The Coplanar Waveguide substrate model has the following netlist format:



```
.SUB substrate_name CPW ( [H=val] [HU=val] [HL=val]
[ER=val] [TAND=val]
[MET1=val] [T1=val] [MET2=val] [T2=val] [MET3=val] [T3=val]
[RGH=val])
```

The *substrate\_name* is the name for the substrate type used in distributed elements that refer to this substrate definition. The entry **CPW** is required to identify the Coplanar Waveguide substrate type. The **CPW** identifier must immediately follow the *substrate\_name*.

Inside the parentheses, the labeled parameters may be entered in any order.

**Table 62: Coplanar Waveguide Substrate Parameters**

Parameter	Description	Unit	Default
<b>H</b>	Thickness of dielectric	Meter	1e-3
<b>HU</b>	Spacing between top of dielectric and upper cover	Meter	0.0
<b>HL</b>	Spacing between bottom of dielectric and lower cover	Meter	0.0
<b>ER</b>	Dielectric constant of substrate, $1 \leq ER \leq 128$	None	4.5
<b>TAND</b>	Dielectric loss tangent, [0,0.1]	None	0.0
<b>MET1, MET2, MET3</b>	Resistivity of metal layer 1, 2, 3	$\mu\text{Ohm-cm}$	0.0
<b>T1, T2, T3</b>	Thickness of metal layer 1, 2, 3	Meter	0.0
<b>RGH</b>	RMS surface roughness	Meter	0.0

### Coplanar Waveguide Substrate Model Netlist Example

```
.SUB CPW1 CPW(
+ H=0.001524 HU=0.003 HL=0.004 Er=4.4 TAND=0.02
+ MET1=1.724137931034483 T1=2.5400e-005
+ RGH=0)
```



## 7 - Diodes

The LEVEL model parameter selects the diode type. When a diode MODEL statement does not include a valid LEVEL parameter, the LEVEL is chosen as follows:

- Within a PSpice import, diode LEVEL is typically not specified. If you do specify a LEVEL in the range 4...9 inclusive, Nexxim respects that selection. If you do not specify a LEVEL, or if you specify a LEVEL outside the 4...9 range, Nexxim silently changes it to 7.
- Outside a PSpice import, Nexxim respects a LEVEL selection in the range 1...9 inclusive. If you do not specify a LEVEL, it silently defaults to 1. If you specify a LEVEL outside the range, it issues a warning and changes to LEVEL 1.

This topic describes the following diodes:

[" Diode Instance, Non-Geometric \(Level 1\)"](#) below

["Non-Geometric Diode Model, Level 1"](#) on the next page

[" Diode Instance, Fowler-Nordheim \(Level 2\)"](#) on page 7-5

[" Fowler-Nordheim Diode Model, Level 2"](#) on page 7-6

[" Diode Instance, Geometric \(Level 3\)"](#) on page 7-7

[" Geometric Diode Model, Level 3"](#) on page 7-9

[" Diode Instance, Junction Capacitance \(Level 4\)"](#) on page 7-12

[" Junction Capacitance Diode Model, LEVEL=4"](#) on page 7-13

[" Diode Instance, PIN Model, Level = 5"](#) on page 7-15

["PIN Diode Model, Level = 5"](#) on page 7-16

[" Diode Instance, Nonlinear Microwave Model, Level = 6"](#) on page 7-21

["Nonlinear Microwave Diode Model, Level = 6"](#) on page 7-21


[" Diode Instance, Enhanced SPICE Model, Level = 7"](#) on page 7-26

[" Enhanced SPICE Diode Model, Level = 7"](#) on page 7-27

[" Diode Instance, Step Recovery \(Level 9\)"](#) on page 7-33

[" Step Recovery Diode Model, Level 9"](#) on page 7-33

### Diode Instance, Non-Geometric (Level 1)



### Non-Geometric Diode Netlist Syntax

The syntax for a Level1 non-geometric diode instance is:

```
Dxxxx n1 n2 modelname [AREA=]val [L=val] [PJ=val]
[M=val] [DTEMP=val]
```

*n1* is the anode and *n2* is the cathode of the diode. *modelname* identifies the .MODEL statement associated with the diode instance. The label **AREA=** is optional, but is recommended.

**Table 1: LEVEL 1 Non-Geometric Diode Instance Parameters**

Instance Parameter	Description	Unit	Default
<b>AREA</b>	Area of the diode	None	1.0
<b>DTEMP</b>	Diode and circuit temperature difference	°C	0.0
<b>L</b>	Diode length	Meter	0.0
<b>M</b>	Multiplier to simulate parallel diodes	None	1.0
<b>PJ</b>	Junction periphery	None	0.0

### Non-Geometric Diode Instance Netlist Examples

```
D1 112 314 diode1 AREA=1.05
```

```
D12 node3 node22 diode1 M=2 DTEMP=30
```

## Non-Geometric Diode Model, Level 1

The syntax for a Level 1 non-geometric diode model is:

```
.MODELmodelname D [LEVEL=1] [model_parameter=val] ...
```

*modelname* is the name used by the diode instance to refer to the .MODEL statement.

**Table 2: Level 1 Diode Junction DC Model Parameters**

Model	Description	Unit	Default
-------	-------------	------	---------

Parameter			
<b>LEVEL</b>	1 selects the non-geometric diode model	None	1 (default if LEVEL parameter is omitted)
<b>AREA</b>	Diode area	None	1.0
<b>EXPLI</b>	Current-explosion model parameter	Amp/Meter <sup>2</sup>	1.0e15
<b>IB (IBV)</b>	Current at breakdown voltage	Amp/Meter <sup>2</sup>	1.0e-3
<b>IK (IKF, JBF)</b>	Forward-knee current	Amp/Meter <sup>2</sup>	0.0
<b>IKR (JBR)</b>	Reverse-knee current	Amp/Meter <sup>2</sup>	0.0
<b>IS (JS)</b>	Saturation current	Amp/Meter <sup>2</sup>	1.0e-14
<b>JSW (ISP, ISW)</b>	Sidewall saturation current normalized to junction periphery	Amp/Meter	0.0
<b>M</b>	Multiplier for multiple devices	None	1.0
<b>PJ</b>	Junction periphery	None	0.0
<b>L</b>	Diode length	Meter	0.0
<b>N</b>	Emission coefficient	None	1.0
<b>RS</b>	Series resistance	Ohm	0.0
<b>SHRINK</b>	Shrink factor	None	1.0
<b>TNOM</b>	Nominal temperature	°C	25.0
<b>VB (BV, VAR, VRB)</b>	Reverse breakdown voltage	Volt	0.0

**Table 3: Level 1 Diode Junction Capacitance Model Parameters**

Model Parameter	Description	Unit	Default
<b>CJ (CJA, CJO)</b>	Junction capacitance at zero bias, normalized to junction area	Farad/Meter <sup>2</sup>	0.0
<b>CJP (CJSW)</b>	Junction capacitance at zero bias, normalized to junction periphery	Farad/Meter	0.0
<b>DCAP</b>	Diode depletion capacitance equation selector	None	2
<b>EXA (MJ)</b>	Grading coefficient at area junction	None	0.5
<b>FC</b>	Coefficient used in forward-bias depletion area	None	0.5

	calculation		
<b>FCS</b>	Coefficient used in forward-bias depletion periphery calculation	None	0.5
<b>MJSW (EXP)</b>	Grading coefficient at periphery junction	None	0.33
<b>PB (PHI, VJ, PHA)</b>	Contact potential at area junction	Volt	0.8
<b>PHP</b>	Contact potential at periphery junction	Volt	PB
<b>TT</b>	Transit time	Second	0.0

**Table 4: Level 1 Diode Noise Model Parameters**

Model Parameter	Description	Unit	Default
<b>AF</b>	Flicker noise exponent	None	1.0
<b>KF</b>	Flicker noise coefficient	None	0.0

**Table 5: Level 1 Diode Temperature Effect Model Parameters**


Model Parameter	Description	Unit	Default
<b>CTA (CTC)</b>	Temperature coefficient for area junction capacitance $C_J$ (TLEVC = 1)	$^{\circ}\text{C}^{-1}$	0.0
<b>CTP</b>	Temperature coefficient for periphery junction capacitance $C_{JP}$ (TLEVC = 1)	$^{\circ}\text{C}^{-1}$	0.0
<b>EG</b>	Energy gap for pn junction diode	electron-Volt	TLEV=0 or 1: 1.11 TLEV=2: 1.16
<b>GAP1</b>	First band gap correction factor	electron-Volt/ $^{\circ}\text{C}$	7.02e-4
<b>GAP2</b>	Second band gap correction factor	$^{\circ}\text{C}$	1108
<b>TCV</b>	Temperature coefficient of breakdown voltage	$^{\circ}\text{C}^{-1}$	0.0
<b>TLEV</b>	Diode temperature equation selector	None	0
<b>TLEVC</b>	Level selector for diode temperature, junction capacitance, and contact potential calculations	None	0
<b>TM1</b>	1st-order MJ temperature coefficient	$^{\circ}\text{C}^{-1}$	0.0

<b>TM2</b>	2nd-order MJ temperature coefficient	$^{\circ}\text{C}^{-2}$	0.0
<b>TPB (TVJ)</b>	PB temperature coefficient (TLEVC = 1 or 2)	Volt/ $^{\circ}\text{C}$	0.0
<b>TPHP</b>	PHP temperature coefficient (TLEVC = 1 or 2)	Volt/ $^{\circ}\text{C}$	0.0
<b>TRS</b>	Resistance temperature coefficient	$^{\circ}\text{C}^{-1}$	0.0
<b>TTT1</b>	1st-order TT temperature coefficient	$^{\circ}\text{C}^{-1}$	0.0
<b>TTT2</b>	2nd-order TT temperature coefficient	$^{\circ}\text{C}^{-2}$	0.0
<b>XTI</b>	Saturation current temperature exponent	None	3.0

### Non-Geometric Diode Instance and Model Netlist Examples

```
D1 112 314 diode1 AREA=1.05
D12 node3 node22 diode1 M=2 DTEMP=30
.MODEL diode1 D IS=14.24e-9 N=1.981 RS=32.0e-3
+ MJ=0.26 TT=4.9e-6 IKF=93.23 EG=1.11
```

## Diode Instance, Fowler-Nordheim (Level 2)



### Fowler-Nordheim Diode Netlist Syntax

The syntax for a Level 2 Fowler-Nordheim diode instance is:

```
Dxxxx n1 n2 modelname [W=val] [L=val] [M=val]
```

*n1* is the anode and *n2* is the cathode of the diode. *modelname* is the name of a Fowler-Nordheim (**LEVEL=2**) diode model defined in a .MODEL statement elsewhere in the netlist.

**Table 6: Fowler-Nordheim Diode Instance Parameters**

Instance Parameter	Description	Unit	Default
<b>AREA</b>	Diode area	Meter <sup>2</sup>	1.0

<b>DTEMP</b>	Difference between diode and circuit temperatures	°C	0.0
<b>L</b>	Length of the diode	Meter	0.0
<b>M</b>	Multiplier to simulate parallel diodes	None	1.0
<b>PJ</b>	Junction periphery	Meter	0.0
<b>W</b>	Width of the diode	Meter	0.0

### Fowler-Nordheim Diode Netlist Examples

```
D1 112 314 diodefn W=3e-3
```

```
D12 node3 node22 diodefn M=2
```

```
Dtest 34 56 diodefn2
```

## Fowler-Nordheim Diode Model, Level 2

The syntax for a Level 2 Fowler-Nordheim diode model is:

```
.MODELmodelname D LEVEL=2 [model_parameter=val] ...
```

*modelname* is the name for used by diode instances to refer to this .MODEL statement. LEVEL=2 is required to select the Fowler-Nordheim diode model.

**Table 7: Level 2 Fowler-Nordheim Diode Model Parameters**

Model Parameter	Description	Unit	Default
<b>LEVEL=2</b>	LEVEL=2 selects the Fowler-Nordheim diode model	None	1 (default if LEVEL parameter is omitted)
<b>AF</b>	Flicker noise exponent	None	1.0
<b>EF</b>	Forward critical electric field	Volts/cm	1.0e+8
<b>ER</b>	Reverse critical electric field	Volts/cm	EF
<b>JF</b>	Forward Fowler-Nordheim current coefficient	Amp/Volts <sup>2</sup>	1.0e-10
<b>JR</b>	Reverse Fowler-Nordheim current coefficient	Amp/Volts <sup>2</sup>	JF
<b>KF</b>	Flicker noise coefficient	None	0.0
<b>L</b>	Length of the diode	Meter	0.0
<b>M</b>	Multiplier to simulate parallel diodes	None	1.0



<b>SHRINK</b>	Shrink factor for diode length	None	1.0
<b>TOX</b>	Oxide layer thickness	Å	100.0
<b>W</b>	Width of the diode	Meter	0.0
<b>XW</b>	Mask and etch correction factor	Meter	0.0

## Notes

The Fowler-Nordheim diode current is modeled as follows:

### For $V_d > 0$

$$I_d = \text{AREAeff} * JF * (V_d/\text{TOX})^2 * \exp[(-EF*\text{TOX})/V_d]$$

### For $V_d < 0$

$$I_d = -\text{AREAeff} * JR * (V_d/\text{TOX})^2 * \exp[(ER*\text{TOX})/V_d]$$

### For $V_d = 0$

$$I_d = 0$$

where:

$$L_{\text{eff}} = L * \text{SCALM} * \text{SHRINK} + XW_{\text{eff}}$$

$$W_{\text{eff}} = W * \text{SCALM} * \text{SHRINK} + XW_{\text{eff}}$$

$$XW_{\text{eff}} = XW * \text{SCALM}$$

$$\text{AREAeff} = W_{\text{eff}} * L_{\text{eff}} * M$$

The Fowler-Nordheim diode capacitance is modeled as:

$$C_d = \text{AREAeff} * E_{ox} / \text{TOX}$$

where  $E_{ox}$  is the permittivity of  $\text{SiO}_2$ :


$$E_{ox} = 3.9 * \epsilon_0 = 3.453133e-11 \text{ (F/m)}$$

## Fowler-Nordheim Diode Model Netlist Examples

```
.MODEL diodefn LEVEL=2
```

```
.MODEL diodefn2 LEVEL=2 L=1.0e-4 W=2.7e-5
```

## Diode Instance, Geometric (Level 3)



### Geometric Diode Netlist Syntax

The Level 3 geometric diode instance has two formats:

```
Dxxxx n1 n2 modelname [[AREA=] val] [PJ=val]
[WP=val] [LP=val] [WM=val] [LM=val]
[M=val] [DTEMP=val]
```

or

```
Dxxxx n1 n2 modelname [W=val] [L=val]
[WP=val] [LP=val] [WM=val] [LM=val]
[M=val] [DTEMP=val]
```

*n1* is the anode and *n2* is the cathode of the diode. *modelName* is the name of a geometric (Level 3) diode model defined in a .MODEL statement elsewhere in the netlist. In the first format, the label **AREA=** is optional, but is recommended for clarity.

**Table 8: Level 3 Geometric Diode Instance Parameters**

Instance Parameter	Description	Unit	Default
<b>AREA</b>	Area of the diode	Meter <sup>2</sup>	1.0
<b>DTEMP</b>	Difference between diode and circuit temperatures	°C	0.0
<b>L</b>	Diode length	Meter	0.0
<b>LM</b>	Metal capacitor length	Meter	0.0
<b>LP</b>	Polysilicon capacitor length	Meter	0.0
<b>M</b>	Multiplier: simulates parallel diodes	None	1.0
<b>PJ</b>	Junction periphery	Meter	0.0
<b>SCALE</b>	Scaling factor	None	1.0
<b>W</b>	Diode width	Meter	0.0
<b>WM</b>	Metal capacitor width	Meter	0.0
<b>WP</b>	Polysilicon capacitor width	Meter	0.0

### Geometric Diode Instance Netlist Examples

```
D1 112 314 diodeg AREA=1.05
```

```
D12 node3 node22 diodeg M=2 DTEMP=3
```

```
Dtest 34 56 diode3 W=1e-3 L=2e-3
```

## Geometric Diode Model, Level 3

The syntax for a LEVEL 3 geometric diode model is:

```
.MODEL modelname D LEVEL=3 [model_parameter=val] ...
```

*modelname* is the name for used by diode instances to refer to this .MODEL statement.

**Table 9: Level 3 Diode Junction DC Model Parameters**

Model Parameter	Description	Unit	Default
<b>LEVEL</b>	LEVEL=3 selects the geometric diode model	None	1 (default if LEVEL parameter is omitted)
<b>AREA</b>	Area of the diode	Meter <sup>2</sup>	1.0
<b>EXPLI</b>	Explosion current (linear threshold)	Amp/Meter <sup>2</sup>	1.0e+15
<b>IB (IBV)</b>	Current at breakdown voltage	Amp/Meter <sup>2</sup>	1.0e-3
<b>IK (IKF, JBF)</b>	Forward-knee current (intersection of high-current and low-current slopes)	Amp/Meter <sup>2</sup>	0.0
<b>IKR (JBR)</b>	Reverse-knee current (intersection of high-current and low-current slopes)	Amp/Meter <sup>2</sup>	0.0
<b>IS (JS)</b>	Saturation current	Amp/Meter <sup>2</sup>	0.0
<b>JSW (ISP, ISW)</b>	Sidewall saturation current normalized to junction periphery	Amp/Meter	0.0
<b>L</b>	Diode length	Meter	0.0
<b>M</b>	Multiplier: simulates parallel diodes	None	1.0
<b>N</b>	Emission coefficient	None	1.0
<b>PJ</b>	Junction periphery	Meter	0.0

<b>RS</b>	Series resistance	Ohm/Meter <sup>2</sup>	0.0
<b>SCALM</b>	Scaling factor	None	1.0
<b>SHRINK</b>	Shrink factor for diode length	None	1.0
<b>TNOM</b>	Nominal temperature	°C	25.0
<b>VB (BV, VAR, VRB)</b>	Reverse breakdown voltage. Default 0.0 represents infinite breakdown voltage	Volt	0.0
<b>W</b>	Diode width	Meter	0.0
<b>XW</b>	Mask and etch correction factor	Meter	0.0

Table 10: Level 3 Diode Junction Capacitance Model Parameters

Model Parameter	Description	Unit	Default
<b>CJ (CJA, CJO)</b>	Junction capacitance at zero bias, normalized to junction area	Farad/Meter <sup>2</sup>	0.0
<b>CJP (CJSW)</b>	Junction capacitance at zero bias, normalized to junction periphery	Farad/Meter	0.0
<b>DCAP</b>	Diode depletion capacitance equation selector	None	2
<b>EXA (MJ)</b>	Grading coefficient at area junction	None	0.5
<b>FC</b>	Coefficient used in forward-bias depletion area calculation	None	0.5
<b>FCS</b>	Coefficient used in forward-bias depletion periphery calculation	None	0.5
<b>MJSW (EXP)</b>	Grading coefficient at periphery junction	None	0.33
<b>PB (PHI, VJ, PHA)</b>	Contact potential at area junction	Volt	0.8
<b>PHP</b>	Contact potential at periphery junction	Volt	PB
<b>TT</b>	Transit time	Second	0.0

Table 11: Level 3 Diode Metal/Poly Capacitance Model Parameters

Model Parameter	Description	Unit	Default
<b>XM</b>	Correction factor for metal masking and etching effects.	Meter	0.0

<b>XOI</b>	Polysilicon to bulk oxide thickness	Å	1.0e+4
<b>XOM</b>	Metal to bulk oxide thickness	Å	1.0e+4
<b>XP</b>	Correction factor for polysilicon masking and etching effects.	Meter	0.0

**Table 12: Level 3 Diode Noise Model Parameters**

Model Parameter	Description	Unit	Default
<b>AF</b>	Flicker noise exponent	None	1.0
<b>KF</b>	Flicker noise coefficient	None	0.0

**Table 13: Level 3 Diode Temperature Effect Model Parameters**

Model Parameter	Description	Unit	Default
<b>CTA (CTC)</b>	Temperature coefficient for area junction capacitance $C_J$ (TLEVC = 1)	$^{\circ}\text{C}^{-1}$	0.0
<b>CTP</b>	Temperature coefficient for periphery junction capacitance $C_{JP}$ (TLEVC = 1)	$^{\circ}\text{C}^{-1}$	0.0
<b>EG</b>	Energy gap for pn junction diode	electron-Volt	TLEV=0 or 1: 1.11 TLEV=2: 1.16
<b>GAP1</b>	First band gap correction factor	electron-Volt/ $^{\circ}\text{C}$	7.02e-4
<b>GAP2</b>	Second band gap correction factor	$^{\circ}\text{C}$	1108
<b>TCV</b>	Temperature coefficient of breakdown voltage	$^{\circ}\text{C}^{-1}$	0.0
<b>TLEV</b>	Diode temperature equation selector	None	0
<b>TLEVC</b>	Level selector for diode temperature, junction capacitance, and contact potential calculations	None	0
<b>TM1</b>	1st-order MJ temperature coefficient	$^{\circ}\text{C}^{-1}$	0.0
<b>TM2</b>	2nd-order MJ temperature coefficient	$^{\circ}\text{C}^{-2}$	0.0
<b>TPB (TVJ)</b>	PB temperature coefficient (TLEVC = 1 or 2)	Volt/ $^{\circ}\text{C}$	0.0
<b>TPHP</b>	PHP temperature coefficient	Volt/ $^{\circ}\text{C}$	0.0


	(TLEVC = 1 or 2)		
<b>TREF</b>	Model reference temperature	°C	25
<b>TRS</b>	Resistance temperature coefficient	°C <sup>-1</sup>	0.0
<b>TTT1</b>	1st-order TT temperature coefficient	°C <sup>-1</sup>	0.0
<b>TTT2</b>	2nd-order TT temperature coefficient	°C <sup>-2</sup>	0.0
<b>XTI</b>	Saturation current temperature exponent		3.0

### Geometric Diode Model Netlist Examples

```
.MODEL diodeg LEVEL=3
```

```
.MODEL diode3 LEVEL=3 AREA=1.05
```

## Diode Instance, Junction Capacitance (Level 4)



### Junction Capacitance Diode Instance Netlist Syntax

The Level 4 junction capacitance diode instance has the syntax:

```
Dxxxx n1 n2 modelname [AREA=]val [[PERI=]val]
[PGATE=val] [M=val] [DTEMP=val]
```

*n1* is the positive node (anode) and *n2* is the negative node (cathode) of the diode. The current is assumed to flow from *n1* through the diode to *n2*. *modelname* is the name of a junction capacitance (Level 4) diode model defined in a .MODEL statement elsewhere in the netlist. The labels **AREA=** and **PERI=** are optional, but are recommended for clarity.

**Table 14: Level 4 Junction Capacitance Diode Instance Parameters**

Instance Parameter	Description	Unit	Default
<b>AREA</b>	Diffusion area of the diode	Meter <sup>2</sup>	1.0
<b>DTEMP</b>	Difference between diode and circuit temperatures	°C	0.0
<b>M</b>	Multiplier: simulates parallel diodes	None	1.0
<b>PERI (LS)</b>	Length of sidewall in diffusion area not under the gate	Meter	1.0e-6

<b>PGATE (LG)</b>	Length of sidewall in diffusion area under the gate	Meter	1.0e-6
-------------------	---	-------	--------

### Junction Capacitance Diode Instance Netlist Example

```
D1 112 314 diodejc AREA=1.05
D12 node3 node22 diodejc M=2 DTEMP=30
Dtest 34 56 diode4
```

## Junction Capacitance Diode Model, LEVEL=4

The syntax for a Level 4 junction capacitance diode model is:

```
.MODELmodelname D LEVEL=4 [model_parameter=val] ...
```

*modelname* is the name for used by diode instances to refer to this .MODEL statement.

**Table 15: Level 4 Diode Model Parameters**

Model Parameter	Description	Unit	Default
<b>LEVEL</b>	LEVEL=4 selects the junction capacitance diode model	None	1 (default if LEVEL parameter is omitted)
<b>AREA</b>	Diffusion area of the diode	Meter <sup>2</sup>	1.0
<b>AB</b>	Diffusion area of the diode	Meter <sup>2</sup>	1.0e-12
<b>CJBR</b>	Bottom junction capacitance at V=VR	Farad/Meter <sup>2</sup>	1.0e-12
<b>CJGR</b>	Gate-edge junction capacitance at V=VR	Farad/Meter <sup>2</sup>	1.0e-12
<b>CJSR</b>	Sidewall junction capacitance at V=VR	Farad/Meter <sup>2</sup>	1.0e-12
<b>DTA</b>	Difference between diode and circuit temperatures	°C	0.0
<b>JSDBR</b>	Bottom saturation-current density due to diffusion from back-contact	Amp/Meter <sup>2</sup>	1.0e-3
<b>JSDGR</b>	Gate-edge saturation-current density due to diffusion from back-contact	Amp/Meter <sup>2</sup>	1.0e-3
<b>JSDSR</b>	Sidewall saturation-current density due to diffusion from back-contact	Amp/Meter <sup>2</sup>	1.0e-3


<b>JSGBR</b>	Bottom saturation-current density due to generating holes at $V=VR$	Amp/Meter <sup>2</sup>	1.0e-3
<b>JSGGR</b>	Gate-edge saturation-current density due to generating holes at $V=VR$	Amp/Meter <sup>2</sup>	1.0e-3
<b>JSGSR</b>	Sidewall saturation-current density due to generating holes at $V=VR$	Amp/Meter <sup>2</sup>	1.0e-3
<b>LG (PGATE)</b>	Length of sidewall in diffusion area which is under the gate	None	1.0e-6
<b>LS (PERI)</b>	Length of sidewall in diffusion area which is not under the gate	None	1.0e-6
<b>M</b>	Multiplier: simulates parallel diodes	None	1.0
<b>NB</b>	Emission coefficient, bottom forward current	None	1.0
<b>NG</b>	Emission coefficient, gate-edge forward current	None	1.0
<b>NS</b>	Emission coefficient, sidewall forward current	None	1.0
<b>PB (VJ, PHI, PHA)</b>	Bottom junction grading coefficient	None	0.40
<b>PG</b>	Gate-edge junction grading coefficient	None	0.40
<b>PS</b>	Sidewall junction grading coefficient	None	0.40
<b>SCALM</b>	Scale factor for model parameters	None	1.0
<b>TNOM (TREF)</b>	Circuit temperature	°C	25.0
<b>TR</b>	Temperature used to simulate parameter values	°C	25.0
<b>VB (BV, VAR, VRB)</b>	Reverse breakdown voltage	Volt	0.9
<b>VDBR</b>	Diffusion voltage of the bottom junction at Temp=TR	Volt	1.00
<b>VDGR</b>	Diffusion voltage of the gate-edge junction at Temp=TR	Volt	1.00
<b>VDSR</b>	Diffusion voltage of the sidewall junction at Temp=TR	Volt	1.00
<b>VR</b>	Voltage used to simulate parameter values	Volt	0.0



## Junction Capacitance Diode Model Netlist Example

```
.MODEL DJUNCAP0 D level=4 AB=2.5e-013 LS=2e-006 LG=0
+ m=1 TR=27 VR=0 JSGBR=1.892E-007 JSDBR=1.798E-008
+ JSGSR=2.905E-011 JSDSR=1.198E-014 JSGGR=4.15E-011
+ JSDGR=1.628E-014 NB=1 NS=1 NG=1 CJBR=0.000767
+ CJSR=1E-010 CJGR=3.24E-010 VDBR=0.497 VDGR=0.3581
+ PB=0.315 PS=0.1 PG=0.2433
```

## Diode Instance, PIN Model, Level = 5



### PIN Model Diode Instance Netlist Syntax

The PIN model diode instance has the syntax:

```
Dxxxx n1 n2 modelname [AREA=val] [TJ=val]
```

*n1* is the positive node (anode) and *n2* is the negative node (cathode) of the diode. The current is assumed to flow from *n1* through the diode to *n2*. *modelname* is the name of a PIN diode model defined in a .MODEL statement elsewhere in the netlist.

**Table 16: PIN Model Diode Instance Parameters**

Instance Parameter	Description	Unit	Default
AREA	Area multiplier	None	1.0
TJ	Junction temperature	°C	25

### PIN Diode Instance Netlist Example

```
D24 Port1 23 DPIN1 TJ=27
```

## PIN Diode Model, Level = 5

The syntax for a PIN diode model is:

```
.MODELmodelname D LEVEL=5 [model_parameter=val] ...
```

*modelname* is the name for used by diode instances to refer to this **.MODEL** statement.

**Table 17: PIN Diode Intrinsic Model Parameters**

Model Parameter	Description	Unit	Default
<b>LEVEL</b>	LEVEL=5 selects the PIN diode model	None	1 (default if LEVEL parameter is omitted)
<b>IS</b>	Saturation current	Ampere	1.0e-14
<b>N</b>	Emission coefficient	None	1.0
<b>IBV</b>	Magnitude of current at the reverse breakdown voltage	Ampere	1.0e-11
<b>BV</b>	Magnitude of the reverse breakdown voltage	Volt	1.0e37
<b>K1</b>	Variable resistance coefficient	Volt	0.0
<b>K2</b>	Variable resistance current exponent	None	1.0
<b>RMAX</b>	Maximum resistance of PIN intrinsic region	Ohm	0.0
<b>RS</b>	Series resistance (Minimum resistance of PIN diode)	Ohm	0.0
<b>T (TT)</b>	Transit time constant	Second	0.0

**Table 18: PIN Diode Model Capacitance Parameters**

Model Parameter	Description	Unit	Default
<b>CJ0</b>	Zero-bias PN junction capacitance	Farad	0.0
<b>FC</b>	Coefficient for forward-bias depletion capacitance	None	0.5
<b>VJ</b>	Built-in junction potential	Volt	1.0
<b>M</b>	PN junction grading coefficient	None	0.5
<b>GC1</b>	Varactor capacitance polynomial coefficient 1	1/Volt	0.0
<b>GC2</b>	Varactor capacitance polynomial coefficient 2	1/Volt <sup>2</sup>	0.0

<b>GC3</b>	Varactor capacitance polynomial coefficient 3	1/Volt <sup>3</sup>	0.0
------------	---	---------------------	-----

**Table 19: PIN Diode Model Temperature Parameters**

Model Parameter	Description	Unit	Default
<b>TNOM</b>	Reference temperature	°C	25
<b>XTI</b>	IS temperature exponent	None	2.0
<b>EG</b>	Barrier height at reference temperature	Volt	0.8

**Table 20: PIN Diode Model Noise Parameters**

Model Parameter	Description	Unit	Default
<b>KF</b>	Flicker noise coefficient	None	0.0
<b>AF</b>	Flicker noise exponent	None	1.0
<b>SN</b>	Switch to turn device shot noise ON (1) or OFF (0)	None	1
<b>FCP</b>	Flicker noise frequency shape factor	None	1.0

**PIN Diode Model Netlist Example**

```
.MODEL PIN1 D Level=5
```

**PIN Diode Model Notes**

[1] The PIN diode model provides a bias-dependent RF resistance for use in PIN diode circuits such as attenuators and switches. A resistance  $R_S$  is placed in series with two parallel resistances:

$$R_C = R_{MAX} - R_S$$

A constant resistance,

A variable resistance,

$$R_V = \frac{K1}{I_d^{K2}}$$

$$I_d > 0$$

for

$$R_v = \infty$$

$$I_d \leq 0$$

for

[2] The transit time parameter **T** can approximately model the reverse-recovery time of a switching PIN diode, a value often provided by the manufacturer.

[3] Diode breakdown is modeled when the **IBV** and **BV** parameters are specified.

[4] To improve the accuracy of the reverse-bias capacitance characteristics, the capacitance grading coefficient is a polynomial function of voltage using **GC1**, **GC2**, and **GC3**.

[5] Following Sze, *Physics of Semiconductor Devices*, the variable resistance parameters **K1** and **K2** may be modeled by setting:

$$K1 = \frac{3}{8} \times V_i \times \frac{W^2}{D_\alpha \times \tau_\alpha}$$

$$K2 = 1$$

Where:

W = Width of the intrinsic region

D $\alpha$  = Ambipolar diffusion coefficient

$\tau\alpha$  = Ambipolar lifetime

$V_t$  = Thermal voltage

### PIN Diode Model Equations

All components of the equivalent circuit are assumed to be functions of the junction voltage  $V_j$ . The program automatically selects this voltage as the only state variable for the microwave diode model. The equations use the following definitions:

$V_j$  = Intrinsic junction voltage state variable

$V_t$  = Thermal voltage =  $k \cdot T_J / q$

$k$  = Boltzmann's constant

$q$  = Electron charge

$T_J$  = Analysis temperature

### Area effects

$$I_d = AREA \times I_d C_j = AREA \times C_j R_s = R_s / (AREA) R_{max} = R_{max} / (AREA)$$

### Basic Equations

$$I_d = JS(TJ) \left[ \exp\left(\frac{V_j}{N \times V_t}\right) - 1 \right] - I_B I_B = IBV \times \exp\left[\frac{-(V_j + BV)}{V_t}\right]$$

$$C_j = C_t + C_d \quad C_t = TT \times \frac{\partial I_d}{\partial V_j}$$

$$C_d = CJO \times \left(1 - \frac{V_j}{FL}\right)^{-\gamma(V_j)}$$

$$V_j \leq FC \times VJ(TJ)$$

for

$$C_d = CJO(1 - FC)^{-(1 + \gamma(V_j))} \times \left( 1 - FC[1 + \gamma(V_j)] + \gamma V_j \times \frac{V_j}{VJ(TJ)} \right)$$

$$V_j > FC \times VJ(TJ)$$

$$\gamma(V_j) = M + GC1 \times V_j + GC2 \times V_j^2 + GC3 \times V_j^3$$

### Temperature Effects

$$\Delta t = TJ - TNOM \quad t_n = \frac{TJ}{TNOM} IS(TJ) = IS \left( \exp \left[ \frac{(t_n - 1) \times EG}{V_t} \right] \right) \times t_n^{XTI/N}$$

$$VJ(TJ) = VJ \times t_n - 3V_t \times \ln(t_n) - t_n \times EGap(TNOM) + Egap(TJ)$$

$$EGap(TNOM) = EG - 0.000702 \times \frac{TNOM^2}{TNOM + 1108}$$


$$EGap(TJ) = EG - 0.000702 \times \frac{TJ^2}{TJ + 1108}$$

$$CJO(T) = CJO^{cjoexp} = 0.004 \times \Delta t + 1 - \frac{VJ(TJ)}{VJ}$$

## PIN Diode Model Reference

[1] J. Walston, "SPICE Circuit Yields Recipe for PIN Diode," *Microwaves & RF*, November 1992.

## Diode Instance, Nonlinear Microwave Model, Level = 6



### Nonlinear Microwave Model Diode Instance Netlist Syntax

The nonlinear microwave model diode instance has the syntax:

```
Dxxxx n1 n2 modelname [AREA=val] [TJ=val]
```

*n1* is the positive node (anode) and *n2* is the negative node (cathode) of the diode. The current is assumed to flow from *n1* through the diode to *n2*. *modelname* is the name of a nonlinear microwave diode model defined in a .MODEL statement elsewhere in the netlist.

**Table 21: Nonlinear Microwave Model Diode Instance Parameters**

Instance Parameter	Description	Unit	Default
AREA	Area multiplier	None	1.0
TJ	Junction temperature	°C	25

### Nonlinear Microwave Diode Instance Netlist Example

```
D24 Port1 23 DNM1 TJ=27
```

## Nonlinear Microwave Diode Model, Level = 6

The syntax for a nonlinear microwave diode model is:

```
.MODEL modelname D LEVEL=6 [model_parameter=val] ...
```

*modelname* is the name for used by diode instances to refer to this .MODEL statement.

**Table 22: Nonlinear Microwave Diode Intrinsic Model Parameters**

Model Parameter	Description	Unit	Default
<b>LEVEL</b>	LEVEL=6 selects the nonlinear microwave diode model	None	1 (default if LEVEL parameter is omitted)
<b>JS</b>	Saturation current	Ampere	1.0e-9
<b>ALFA</b>	Slope factor of conduction current	None	38.696
<b>JB</b>	Magnitude of current at the reverse breakdown voltage	Ampere	10e-6
<b>VB</b>	Magnitude of the reverse breakdown voltage	Volt	-1.0e36
<b>EE</b>	Power-law parameter of breakdown current	None	10.0
<b>R0</b>	Bias-dependent part of series resistance in forward-bias condition	Ohm	0.0
<b>T (TT)</b>	Transit time	Second	0.0

**Table 23: Nonlinear Microwave Diode Model Capacitance Parameters**

Model Parameter	Description	Unit	Default
<b>AFAC</b>	Slope factor of diffusion capacitance	1/Volt	38.696
<b>CT0</b>	Zero-bias depletion capacitance	Farad	0.0
<b>CD0</b>	Zero-bias diffusion capacitance	Farad	0.0
<b>FI</b>	Built-in junction potential	Volt	0.8
<b>GAMA</b>	Capacitance power-law parameter	1/Volt	0.5
<b>GC1</b>	Varactor capacitance polynomial coefficient 1	1/Volt	0.0
<b>GC2</b>	Varactor capacitance polynomial coefficient 2	1/Volt <sup>2</sup>	0.0
<b>GC3</b>	Varactor capacitance polynomial coefficient 3	1/Volt <sup>3</sup>	0.0

**Table 24: Nonlinear Microwave Diode Model Temperature Parameters**

Model Parameter	Description	Unit	Default
<b>TNOM</b>	Reference temperature	°C	25
<b>XTI</b>	IS temperature exponent	None	2.0
<b>EG</b>	Barrier height at reference temperature	Volt	0.8



<b>M</b>	Junction grading coefficient	None	0.5
<b>AVB</b>	VB linear temperature coefficient	1/°C	0.0
<b>BVB</b>	VB quadratic temperature coefficient	1/°C <sup>2</sup>	0.0
<b>AR0</b>	R0 linear temperature coefficient	1/°C	0.0
<b>BR0</b>	R0 quadratic temperature coefficient	1/°C <sup>2</sup>	0.0

**Table 25: Nonlinear Microwave Diode Model Noise Parameters**

<b>Model Parameter</b>	<b>Description</b>	<b>Unit</b>	<b>Default</b>
<b>KF</b>	Flicker noise coefficient	None	0.0
<b>AF</b>	Flicker noise exponent	None	1.0
<b>FCP</b>	Flicker noise frequency shape factor	None	1.0

### Nonlinear Microwave Diode Model Netlist Example

```
.MODEL NM1 D Level=6
```

### Nonlinear Microwave Diode Model Equations

All components of the equivalent circuit are assumed to be functions of the junction voltage  $V_j$ . Nexxim selects this voltage as the only state variable for the microwave diode model. The equations use the following definitions:

$V_j$  = Intrinsic junction voltage state variable

$V_t$  = Thermal voltage =  $k \cdot T_J / q$

$k$  = Boltzmann's constant

$q$  = Electron charge

$T_J$  = Analysis temperature

### Area Effects

$$I_d = AREA \times I_d C_j = AREA \times C_j R_d = R_d / AREA$$

### Basic Equations

$$I_d = IS(TJ)[\exp(ALFA \times V_j) - 1] - I_B I_B = 0$$

$$V_j \geq 1 + V_B$$

for

$$I_B = JB(TJ) \times (1 + VB(TJ) - V_j)^{EE}$$

$$V_j < 1 + V_B$$

for

$$C_j = CT0(TJ) \times \left(1 - \frac{V_j}{FI(TJ)}\right)^{-\gamma(V_j)} + CD$$

$$V_j \leq 0.8 \times FI(TJ)$$

for

$$C_j = CT0(TJ) \times 0.2^{-\gamma(V_j)} + CD$$

$$V_j > 0.8 \times FI(TJ)$$

for

$$\gamma(V_j) = GAMA + GC1 \times V_j + GC2 \times V_j^2 + GC3 \times V_j^3$$

$$CD = CD0[\exp(AFAC \times V_j)]$$

$$R_d = R_0 - \frac{T}{C_j}$$

$$R_0 > T/C_j$$

for

$$R_d = 0$$

$$R_0 \leq T/C_j$$

for

### Temperature Effects

$$\Delta t = T_J - T_{NOM}^{tn} = \frac{T_J}{T_{NOM}} JS(T_J) = JS\left(\exp\left[\frac{(tn-1) \times EG}{V_t}\right]\right) \times tn^{XTI/N}$$

$$N = \frac{1}{ALFA \times V_t}$$

$$JB(T_J) = JB\left(\exp\left[\frac{(tn-1) \times EG}{V_t}\right]\right) \times tn^{XTI/N}$$

$$FI(T_J) = FI \times tn - 3V_t \times \ln(tn) - tn \times EG_{Gap}(T_{NOM}) + EG_{Gap}(T_J)$$


$$EGap(TNOM) = EG - 0.000702 \times \frac{TNOM^2}{TNOM + 1108}$$

$$EGap(TJ) = EG - 0.000702 \times \frac{TJ^2}{TJ + 1108}$$

$$CTO(TJ) = CTO \left( 1 + M \left[ 0.0004 \Delta t + 1 - \frac{FI(TJ)}{FI} \right] \right)$$

$$RO(TJ) = RO \times (1 + AR0 \times \Delta t + BR0 \times \Delta t^2) \quad VB(TJ) = VB \times (1 + AVB \times \Delta t + BVB \times \Delta t^2)$$

## Diode Instance, Enhanced SPICE Model, Level = 7



### Enhanced SPICE Model Diode Instance Netlist Syntax

The enhanced SPICE model diode instance has the syntax:

```
Dxxxx n1 n2 modelname [AREA=val] [TJ=val] [M=val]
```

*n1* is the positive node (anode) and *n2* is the negative node (cathode) of the diode. The current is assumed to flow from *n1* through the diode to *n2*. *modelname* is the name of an enhanced SPICE diode model defined in a .MODEL statement elsewhere in the netlist.

**Table 26: Enhanced SPICE Model Diode Instance Parameters**

Instance Parameter	Description	Unit	Default
--------------------	-------------	------	---------

<b>AREA</b>	Area multiplier	None	1.0
<b>TJ</b>	Junction temperature	°C	25
<b>M</b>	Multiplier for multiple parallel diodes  NOTE: The M instance parameter does not override the M model parameter (junction grading coefficient).	None	1.0

### Enhanced SPICE Diode Instance Netlist Example

```
D12 Port1 44 DIODES1 TJ=27
```

## Enhanced SPICE Diode Model, Level = 7

The syntax for an enhanced SPICE diode model is:

```
.MODELmodelname D [LEVEL=7] [model_parameter=val] ...
```

*modelname* is the name used by diode instances to refer to this .MODEL statement.

**Table 27: Enhanced SPICE Diode Intrinsic Model Parameters**

Model Parameter	Description	Unit	Default
<b>LEVEL</b>	LEVEL=7 selects the enhanced SPICE diode model LEVEL=7 is the default for PSpice imports	None	PSpice:7 (default if LEVEL parameter is omitted)  Others:1
<b>IS</b>	Saturation current	Ampere	1.0e-14
<b>N</b>	Emission coefficient	None	1.0
<b>IKF</b>	High injection knee current	Ampere	1.0e37
<b>IBV</b>	Magnitude of current at the reverse breakdown voltage	Ampere	1.0e-10
<b>BV</b>	Magnitude of the reverse breakdown voltage	Volt	1.0e37
<b>ISR</b>	Recombination current parameter	Ampere	0.0
<b>NR</b>	Emission coefficient for Isr	None	2.0
<b>NBV</b>	Reverse breakdown ideality factor	None	1.0

<b>NBVL</b>	Low-level reverse breakdown ideality factor	None	1.0
<b>IBVL</b>	Low-level reverse breakdown knee current	Ampere	0.0
<b>T (TT)</b>	Transit time	Second	0.0
<b>RS</b>	Series resistance	Ohm	0.0

**Table 28: Enhanced SPICE Diode Model Capacitance Parameters**

<b>Model Parameter</b>	<b>Description</b>	<b>Unit</b>	<b>Default</b>
<b>CJ0, CJO</b>	Zero-bias PN junction capacitance.  A minimum value of CJO is set for simulation of Pspice models by specifying the option DIODECJO. $CJO = DIODECJO/n$ , where the default for DIODECJO is $5e-17$ and n is the emission coefficient. Specify DIODECJO=0 to force CJO to 0.	Farad	0.0
<b>FC</b>	Coefficient for forward-bias depletion capacitance	None	0.5
<b>VJ</b>	Built-in junction potential	Volt	1.0
<b>M</b>	PN junction grading coefficient	None	0.5

**Table 29: Enhanced SPICE Diode Model Temperature Parameters**

<b>Model Parameter</b>	<b>Description</b>	<b>Unit</b>	<b>Default</b>
<b>TNOM</b>	Reference temperature	°C	25
<b>XTI</b>	IS temperature exponent	None	3.0
<b>EG</b>	Barrier height at reference temperature	Volt	1.11
<b>TBV1</b>	BV temperature coefficient (linear)	$1/^\circ\text{C}$	0.0
<b>TBV2</b>	BV temperature coefficient (quadratic)	$1/^\circ\text{C}^2$	0.0
<b>TRS1</b>	RS temperature coefficient (linear)	$1/^\circ\text{C}$	0.0
<b>TRS2</b>	RS temperature coefficient (quadratic)	$1/^\circ\text{C}^2$	0.0
<b>TIKF</b>	IKF temperature coefficient (linear)	$1/^\circ\text{C}$	0.0

**Table 30: Enhanced SPICE Diode Model Noise Parameters**

<b>Model Parameter</b>	<b>Description</b>	<b>Unit</b>	<b>Default</b>
------------------------	--------------------	-------------	----------------

<b>KF</b>	Flicker noise coefficient	None	0.0
<b>AF</b>	Flicker noise exponent	None	1.0
<b>SN</b>	Switch to turn device shot noise ON (1) or OFF (0)	None	1
<b>FCP</b>	Flicker noise frequency shape factor	None	1.0

## Enhanced SPICE Diode Model Netlist Example

```
.MODEL ESD1 D LEVEL=7
```

### Model Notes

1. The transit-time parameter, TT, can also be used to approximate the reverse-recovery time of a diode.
2. Diode breakdown can be modeled by specifying IBV and BV parameters.
3. The reverse-bias capacitance characteristics can be more accurately modeled than the common expression derived from PN junction theory. The capacitance grading coefficient exponent can be expressed as a polynomial function of voltage by specifying values for GC1, GC2, and GC3.

### Area Effects

$$I_d = \text{AREA} \times I_{d0}$$

$$I_{sr} = \text{AREA} \times I_{sr0}$$

$$I_{bv} = \text{AREA} \times I_{bv0}$$

$$I_{bvl} = \text{AREA} \times I_{bvl0}$$

$$C_j = \text{AREA} \times C_{j0}$$

$$R_s = R_{s0} / \text{AREA}$$

### Device Equations

All components of the equivalent circuit are assumed to be functions of the junction potential voltage  $V_j$ . This voltage is automatically selected by the program as the only state-variable for the diode model. The following expressions are used:

$V_j$  = intrinsic junction voltage state variable

$V_t = k T / q$  (thermal voltage)

$k$  = Boltzmann's constant

$q$  = Electron charge

$T_J$  = Analysis temperature (internally converted from °C to °K)

### DC Current

$$I_d = \text{AREA}(I_{fwd} - I_{rev})$$

Forward current:

$$I_{fwd} = I_f * K_{inj} + I_{rec} * K_{gen}$$

Where:

Normal forward current

$$I_f = I_S \cdot \left( e^{\frac{V_d}{N \cdot V_t}} - 1 \right)$$

Recombination current

$$I_{rec} = I_{SR} \cdot \left( e^{\frac{V_d}{NR \cdot VT}} - 1 \right)$$

Injection factor when IKF=0

$$K_{inj} = 1$$

Injection factor when IKF>0

$$K_{inj} = \sqrt{\frac{IKF}{IKF + I_f}}$$

Generation factor

$$K_{gen} = \left( \left( 1 - \frac{V_d}{V_J} \right)^2 + 0.005 \right)^{M/2}$$

Reverse Current



$$I_{rev} = I_b + I_{bl}$$

Where:

Reverse breakdown current

$$I_b = I_{bv} \cdot e^{\frac{-(V_d + BV)}{NBV \cdot VT}}$$

Low-level reverse breakdown current

$$I_{bl} = I_{bvl} \cdot e^{\frac{-(V_d + BV)}{NVBL \cdot VT}}$$

## Capacitance

Junction capacitance

$$C_j = C_t + C_d$$

Transit time capacitance

$$C_t = TT \cdot \frac{dI_d}{dV_j}$$

Depletion capacitance when  $V_d \leq FC \cdot V_j$

$$C_d = CJO \left(1 - \frac{V_d}{VJ}\right)^{-M}$$

Depletion capacitance when  $V_d > FC \cdot V_j$

$$C_d = CJO(1 - FC)^{-(1+M)} \cdot \left(1 - FC(1+M) + M \cdot \frac{V_d}{VJ}\right)$$

Where **M** is the Diode 7 Model parameter (PN junction grading coefficient), not the Diode 7 instance parameter (multiple parallel diodes).

### Temperature Effects

$$IS(T) = IS \cdot e^{(T/TNOM - 1) \cdot EG/(N \cdot V_t)} \cdot (T/TNOM)^{XTI/N}$$

$$ISR(T) = ISR \cdot e^{(T/TNOM - 1) \cdot EG/(NR \cdot V_t)} \cdot (T/TNOM)^{XTI/NR}$$

$$RS(T) = RS \cdot (1 + TRS1 \cdot (T - TNOM) + TRS2 \cdot (T - TNOM)^2)$$

$$IKF(T) = IKF \cdot (1 + TIKF \cdot (T - TNOM))$$

$$BV(T) = BV \cdot (1 + TBV1 \cdot (T - TNOM) + TBV2 \cdot (T - TNOM)^2)$$


$$VJ(T) = VJ \cdot T/TNOM - 3 \cdot V_t \cdot \ln(T/TNOM) \\ - E_g(TNOM) \cdot T/TNOM + E_g(T)$$

Where  $E_g(T)$  is the silicon bandgap energy:

$$E_g(T) = 1.16 - 0.000702 \cdot T^2 / (T + 1108)$$

$$CJO(T) = CJO \cdot (1 + M \cdot (0.0004 \cdot (T - TNOM)) + (1 - (VJ(T))/(VJ)))$$

## Diode Instance, Step Recovery (Level 9)



### Step Recovery Diode Netlist Syntax

The syntax for a Level 9 Step recovery diode instance is:

```
Dxxxx n1 n2 modelname [AREA=val] [M=val]
```

*n1* is the anode and *n2* is the cathode of the diode. *modelname* identifies the .MODEL statement associated with the diode instance.

**Table 32: LEVEL 9 Step Recovery Diode Instance Parameters**

Instance Parameter	Description	Unit	Default
AREA	Area of the diode	None	1.0
M	Multiplier to simulate parallel diodes	None	1.0

### Step Recovery Diode Instance Netlist Example

```
D1 112 314 diodeSR AREA=0.95
```

## Step Recovery Diode Model, Level 9

The syntax for a Level 9 step recovery diode model is:

```
.MODEL modelname D LEVEL=9 [model_parameter=val] ...
```

*modelname* is the name used by the diode instance to refer to the .MODEL statement. **LEVEL=9** selects the step recovery diode mode.

**Table 33: Step Recovery Diode Model Parameters**

Model Parameter	Description	Unit	Default
<b>LEVEL</b>	LEVEL=9 selects the step recovery diode model	None	1 (default if LEVEL parameter is omitted)
<b>AF</b>	Flicker noise exponent	None	1.0
<b>BV</b>	Reverse breakdown voltage	Volt	30.0
<b>CF</b>	Junction capacitance at forward bias	Farad	2.0e-8
<b>CR</b>	Junction capacitance at reverse bias	Farad	0.0
<b>EG</b>	Energy gap for pn junction	Electron-Volt	1.11
<b>FC</b>	Coefficient for forward-bias depletion area capacitance	None	0.5
<b>IBV</b>	Current at breakdown voltage	Amp/Meter <sup>2</sup>	1.0e-3
<b>IS</b>	Saturation current	Amp/Meter <sup>2</sup>	1.0e-14
<b>KF</b>	Flicker noise coefficient	None	0.0
<b>M</b>	Area junction grading coefficient	None	0.5
<b>N</b>	Emission coefficient	None	1.0
<b>RS</b>	Ohmic series resistance	Ohm	0.0
<b>TNOM</b>	Nominal temperature	°C	25.0
<b>VJ</b>	Junction potential	Volt	1.0
<b>XTI</b>	Saturation current temperature exponent	None	3.0

### Step Recovery Diode Model Netlist Example

```
.MODEL DiodeSR D LEVEL=9
```

### Device Equations

#### Area Effects

$$IS = AREA \times IS$$

$$CR = AREA \times CR$$

$$CF = AREA \times CF$$

$$RS = RS / AREA$$

### Current Equations

The current equations are based on the SPICE diode with breakdown.

The following expressions are used:

$$VT = k * \text{temperature} / q \text{ (circuit thermal voltage)}$$

$$VTNOM = k * \text{tnom\_kelvin} / q \text{ (nominal thermal voltage, )}$$

k = Boltzmann's constant

tnom\_kelvin = Analysis temperature converted from °C to °K

q = Electron charge

$$IS(T) = IS \times \left( \frac{\text{temperature}}{\text{tnomkelvin}} \right)^{\frac{XN}{N}} \times \exp\left( \frac{EG}{VTNOM} - \frac{EG}{VT} \right)$$

$$IBREAK = -IS(T) \times \exp\left( \frac{-BV}{VT} \right) - 1.0$$

For  $IBV > IBREAK$ :

$$BF_{eff} = BV - VT \times \log\left( \frac{IBV}{IBREAK} \right)$$

For  $IBV \leq IBREAK$ :

$$BF_{eff} = BV$$

For  $VD \geq 0.0$ :

$$ID = IS(T) \times (xpvdnvt - 1.0)$$

For  $V_D < 0.0$ :

$$I_D = I_S(T) \times (x_{pvdnvt} - 1) - I_S \times (x_{pvdbvvt} - x_{pbvvt})$$

Where:

$$x_{pvdnvt} = \exp\left(\frac{V_D}{N \times V_T}\right) \quad x_{pvdbvvt} = \exp\left(\frac{-(V_D + B V_{eff})}{V_T}\right) \quad x_{pbvvt} = \exp\left(\frac{-B V_{eff}}{V_T}\right)$$

### Charge Equations

The charge equations are based on Zhang and Rasmussen, "A New Model of Step Recovery Diode for CAD," MTT-S 1995, pp 1459-1462.

If  $V_D \leq 0.0$ :

$$Q_D = C_R \times V_D$$

Else if  $0.0 < V_D < F_C \times V_J$ :

$$Q_D = \frac{0.5(C_F - C_R)}{F_C \times V_J} \times \left[ V_D + \frac{C_R \times F_C \times V_J}{C_F - C_R} \right]^2 - \frac{0.5 \times C_R^2 \times F_C \times V_J}{C_F - C_R}$$

Else:

$$Q_D = C_F \times V_D - 0.5 \times F_C \times V_J \times (C_F - C_R)$$

## 8 - EMC Tools

This topic describes the following elements of the EMC Tools:

[Electrical Fast Transient \(EFT\) Source](#)

[Electrical Fast Transient \(EFT\) ISO 7637 Source](#)

[Electrostatic Discharge \(ESD\) Source](#)

[Electrostatic Discharge \(ESD\) Human-Metal Model \(HMM\) Source with Delay](#)

[Electrostatic Discharge \(ESD\) ISO 10605 Source for Road Vehicles](#)

[Electrostatic Discharge \(ESD\) Human-Body Model \(HBM\) Source with Delay](#)

[ESD Snapback Diode Model](#)

[Line Impedance Stabilization Networks \(LISNs\)](#)

[VRM Source with Remote Sense Line](#)

[VRM Source with Hard Current Limit](#)


[Lightning and Surge Sources](#)

### Electrical Fast Transient (EFT) Source



When de-energized, inductive loads such as relays, switch contactors, and heavy-duty motors produce bursts of narrow high-frequency transients on the power distribution system. The EFT source replicates the effect of an EFT event.

The EFT source is available in the Schematic Editor. It is implemented via a .SUBCKT instance. It does not have a netlist form. The EFT\_IEC source simultaneously models the idealized IEC61000-4-4/Burst standard and the measured physical effects associated with waveform testing<sup>1</sup>. Consequently, the resulting model looks different on the IEC61000-4-4/Burst standard model, but still conforms.





The EFT source has the following parameters:


- VA** – Sets the input voltage (default is 500V)
- FR** – Sets the burst frequency of repeated pulses (default is 5 kHz)
- Burst\_Period** – Period of burst (default is 300ms)
- Burst\_Duration** – Duration of Burst (default is 15ms)

*EFT\_Out* is the node connected to the power cable and *Gnd*. It is the grounded node of the source.





>



Where:

- $U$  is a voltage source with voltage equal to  $V_A$ .
- $R_c$  is a charging resistor.
- $C_c$  is an energy storage capacitor.
- $R_s$  is the Impulse duration shaping resistor.
- $R_m$  is an impedance matching resistor.
- $C_d$  is a DC blocking capacitor.
- Switch is a high-voltage electronic switch.

When the Switch is open, the Energy Storage capacitor is recharged with the high voltage provided on the High Voltage power source and a small current flow on the output loop due to the energy stored on the DC Blocking capacitor. When the switch closes, the energy previously stored on the Energy Storage capacitor is sent to the output through the Impedance Matching resistor and the DC Blocking capacitor. This produces a burst of pulses, each one with a standard specified waveform.

## References

1. Francesco Musolino, "Modeling the IEC 61000-4-4 EFT Injection Clamp", IEEE Transactions on Electromagnetic Compatibility, Vol. 50, No. 4, November 2008.

## Electrical Fast Transient (EFT) ISO 7637 Source



When de-energized, inductive loads such as relays, switch contactors, and heavy-duty motors produce bursts of narrow high-frequency transients on the power distribution system. The EFT source replicates the effect of an EFT event.

The EFT source is available in the Schematic Editor via the Component Libraries. It is implemented via a .SUBCKT instance. It does not have a netlist form. The EFT\_ISO7637 source models the ISO7637 standard. It is only implemented for 12V systems.

The EFT\_ISO7637 source has the following parameters:

**PulseType** – Sets the type of pulse (default is Pulse-2a-37V)

**R** – Repeat ESD discharge pulse(s). Set to '0' to enable. (default is *nan*)

**Ri** – Sets the internal resistance (default is 0.05 Ohm)

**Td** – sets the time delay (default is 0.01s)

**Note:** Td (time delay) differs from  $t_d$  (pulse duration, which is shown in the following figure).




Figure 5 — Test pulse 1

© ISO 2011 – All rights reserved


ISO 7637-2:2011(E)


Table 2 — Parameters for test pulse 1

Parameters	Nominal 12 V system	Nominal 24 V system
$U_s$	-75 V to -150 V	-300 V to -600 V
$R_i$	10 $\Omega$	50 $\Omega$
$t_d$	2 ms	1 ms
$t_r$	$(1 \begin{smallmatrix} 0 \\ -0,5 \end{smallmatrix}) \mu\text{s}$	$(3 \begin{smallmatrix} 0 \\ -1,5 \end{smallmatrix}) \mu\text{s}$
$t_1^a$	$\geq 0,5 \text{ s}$	
$t_2$	200 ms	
$t_3^b$	$< 100 \mu\text{s}$	

<sup>a</sup>  $t_1$  shall be chosen such that it is the minimum time for the DUT to be correctly initialized before the application of the next pulse and shall be  $\geq 0,5 \text{ s}$ .

<sup>b</sup>  $t_3$  is the smallest possible time necessary between the disconnection of the supply source and the application of the pulse.








Figure 6 — Test pulse 2a


1 – All rights reserved

11(E)

Table 3 — Parameters for test pulse 2a

Parameters	Nominal 12 V and 24 V system
$U_S$	+37 V to +112 V
$R_l$	2 $\Omega$
$t_d$	0,05 ms
$t_r$	(1 $\begin{smallmatrix} 0 \\ -0,5 \end{smallmatrix}$ ) $\mu$ s
$t_1^a$	0,2 s to 5 s

<sup>a</sup> The repetition time  $t_1$  can be short depending on the switching. The use of a short repetition time reduces the test time.









Figure 7 — Test pulse 2b

Table 4 — Parameters for test pulse 2b

Parameters	Nominal 12 V system	Nominal 24 V system
$U_s$	10 V	20 V
$R_l$	0 $\Omega$ to 0,05 $\Omega$	
$t_d$	0,2 s to 2 s	
$t_{12}$	1 ms $\pm$ 0,5 ms	
$t_r$	1 ms $\pm$ 0,5 ms	
$t_6$	1 ms $\pm$ 0,5 ms	









Figure 8 — Test pulse 3a

Table 5 — Parameters for test pulse 3a

Parameters	Nominal 12 V system	Nominal 24 V system
$U_s$	-112 V to -220 V	-150 V to -300 V
$R_i$	50 $\Omega$	
$t_d$	150 ns $\pm$ 45 ns	
$t_r$	5 ns $\pm$ 1,5 ns	
$t_1$	100 $\mu$ s	
$t_4$	10 ms	
$t_5$	90 ms	

### Generator Output









Figure 9 — Test pulse 3b

Table 6 — Parameters for test pulse 3b

Parameters	Nominal 12 V system	Nominal 24 V system
$U_s$	+75 V to +150 V	+150 V to +300 V
$R_i$	50 $\Omega$	
$t_d$	150 ns $\pm$ 45 ns	
$t_r$	5 ns $\pm$ 1,5 ns	
$t_1$	100 $\mu$ s	
$t_4$	10 ms	
$t_5$	90 ms	

### Generator Output



## Electrostatic Discharge (ESD) Source



Electrostatic discharge (ESD) occurs when there is a sudden flow of electricity between two electrically charged objects caused by contact, an electrical short, or dielectric breakdown.

The ESD source replicates the effect of an ESD event. The ESD\_HMM source models the IEC61000-4-2 Human-Metal Model standard.

The ESD source is available in the Schematic Editor via the Component Libraries. It is implemented via a .SUBCKT instance. It does not have a netlist form.


The ESD source has one parameter:

**VA** – Sets the initial capacitor voltage on the metal tool and the human body


**Td** – Sets the time delay before ESD discharge begins.

**R** – Repeat ESD discharge pulse(s). Set to '0' to enable. (default is *nan*)

*ESD\_Out* is the output node connected to the DUT and *Gnd*. It is the grounded node of the source.










Figure: Simulation model results of calibration circuit (2Ω load).

Voltage (KV)	Peak Current (A) ±10%		Rise time (ns)		Current at 30ns (A) ±30%		Current at 60ns (A) ±30%	
	Standard	Model	Standard	Model	Standard	Model	Standard	Model
2	7.5	7.55	0.7-1	0.74	4	4.02	2	2.01
4	15	15.08	0.7-1	0.74	8	8.05	4	4.02
6	22.5	22.64	0.7-1	0.74	12	12.07	6	6.03
8	30	30.19	0.7-1	0.74	16	16.1	8	8.04

## Electrostatic Discharge (ESD) Human-Metal Model (HMM) Source with Delay



Electrostatic discharge (ESD) occurs when there is a sudden flow of electricity between two electrically charged objects caused by contact, an electrical short, or dielectric breakdown.

The ESD source with delay replicates the effect of an ESD event. The ESD\_HMM\_Delay source models the IEC61000-4-2 Human-Metal Model standard.

The ESD source with delay is available in the Schematic Editor via the Component Libraries. It is implemented via a .SUBCKT instance. It does not have a netlist form.

The ESD source with delay has two parameters:

**VA** – Sets the initial capacitor voltage on the metal tool and the human body

**Td** – Sets the time delay before ESD discharge begins.

**R** – Repeat ESD discharge pulse(s). Set to '0' to enable. (default is *nan*)

*ESD\_Out* is the output node connected to the DUT and *Gnd*. It is the grounded node of the source.




Figure 8-1 Internal Circuit of ESD\_HMM\_Delay: Human Metal Model (HMM) IEC61000-4-2




Figure 8-2 IEC61000-4-2 ESD Waveform Specification




Figure 8-3 Simulation model results of calibration circuit (2Ω load)

Voltage (KV)	Peak Current (A) ±10%		Rise time (ns)		Current at 30ns (A) ±30%		Current at 60ns (A) ±30%	
	Standard	Model	Standard	Model	Standard	Model	Standard	Model
2	7.5	7.52	0.7-1	0.76	4	4.03	2	2.01
4	15	15.06	0.7-1	0.76	8	8.05	4	4.02
6	22.5	22.60	0.7-1	0.74	12	12.08	6	6.03
8	30	30.11	0.7-1	0.75	16	16.10	8	8.04

Simulation model results vs Standard specification for calibration test circuit.

## Electrostatic Discharge (ESD) ISO 10605 Source for Automotive Electronic Modules and Vehicles



Electrostatic discharge (ESD) occurs when there is a sudden flow of electricity between two electrically charged objects caused by contact, an electrical short, or dielectric breakdown.

The ESD ISO 10605 source for automotive electronic modules and vehicles replicates the effect of an ESD event and models the ISO 10605 International Standard for road vehicles.

The ESD source is available in the Schematic Editor via the Component Libraries. It is implemented via a .SUBCKT instance. It does not have a netlist form.

The ESD source has two parameters:

**VA** – Sets the initial capacitor voltage on the metal tool and the human body

**Td** – Sets the time delay before ESD discharge begins.

**PW** – Sets length of time that ESD is discharged (in seconds).

**Per** – Sets the length of recharge between subsequent ESD discharges (in 10s intervals).

*ESD\_Out* is the output node connected to the DUT and *Gnd*. It is the grounded node of the source.

## As Shown in Electronics Desktop

	Name	Value	Unit	Evaluated Val
<input checked="" type="radio"/>	Value			
<input type="radio"/>	Statistics			
	Test	150pF/2000ohm		
	Va	150pF/330ohm		00V
	Td	330pF/330ohm		
	Repeated_Disc	150pF/2000ohm		
	PW	330pF/2000ohm		
	Per			

**150pf/330ohm** –  $c1=1.34e-10$ ,  $R1=150$ , and  $L1=2e-6$


**330pf/330ohm** –  $c1=3.54e-10$ ,  $R1=130$ , and  $L1=2e-6$

**150pf/2kohm** –  $c1=1.44e-10$ ,  $R1=1850$ , and  $L1=10e-6$


**330pf/2kohm** –  $c1=3.28e-10$ ,  $R1=1850$ , and  $L1=10e-6$

**Positions in the circuit shown below**






From ISO 10605 International Standard





a) For 150 pF/330 pF, 330 Ω and 5 kV




b) For 150 pF/330 pF, 2 kΩ and 5 kV

### Simulated Results in Electronics Desktop







**Note:** When an external ESD generator supplies power (AC or DC) or is controlled by a separate unit and the cables are not bundled with the ESD generator discharge return cable, uncontrolled current can flow through the cables.

## Electrostatic Discharge (ESD) Human-Body Model (HBM) Source with Delay



Electrostatic discharge (ESD) occurs when there is a sudden flow of electricity between two electrically charged objects caused by contact, an electrical short, or dielectric breakdown.

The ESD source with delay replicates the effect of an ESD event. The ESD\_HBM\_Delay source models the AEC Q101-001/AEC-Q100-002/JEDEC JS-001 Human Body Model standard.

The ESD source with delay is available in the Schematic Editor via the Component Libraries. It is implemented via a .SUBCKT instance. It does not have a netlist form.



The ESD source with delay has two parameters:


**VA** – Sets the initial capacitor voltage on the metal tool and the human body

**Td** – Sets the time delay before ESD discharge begins.

**R** – Repeat ESD discharge pulse(s). Set to '0' to enable. (default is *nan*)

*ESD\_Out* is the output node connected to the DUT and *Gnd*. It is the grounded node of the source.

**From AEC Q101-001 Human Body Model Standard**(a) Pulse rise time, ( $t_r$ )(b) Pulse decay time, ( $t_d$ )**HBM Current Waveform through a Shorting Wire**



(a) Pulse rise time, ( $t_{rr}$ )

### HBM Current Waveform through a 500 ohm Resistor


**Note:** The 500 ohm load is only used during equipment qualification.




Voltage Level (V)	I <sub>peak</sub> for Short, I <sub>ps</sub> (A)	I <sub>peak</sub> for 500 Ohm * I <sub>pr</sub> (A)	Rise Time for Short, t <sub>r</sub> (ns)	Rise Time for 500 Ohm t <sub>rr</sub> (ns)	Decay Time for Short, t <sub>d</sub> (ns)	Ringing Current I <sub>R</sub> (A)
1000	0.60 - 0.74	.375 - .55	2.0 - 10	5.0 - 25	130 - 170	15% of I <sub>ps</sub> and I <sub>pr</sub>
2000	1.20 - 1.46	Not Applicable	2.0 - 10	Not Applicable	130 - 170	15% of I <sub>ps</sub> and I <sub>pr</sub>
4000	2.40 - 2.94	Not Applicable	2.0 - 10	Not Applicable	130 - 170	15% of I <sub>ps</sub> and I <sub>pr</sub>
8000	4.80 - 5.86	Not Applicable	2.0 - 10	Not Applicable	130 - 170	15% of I <sub>ps</sub> and I <sub>pr</sub>

### Simulated Results in Electronics Desktop

AEC-Q100/101-002/001





## ESD Diode: Snapback Diode Model




U1

The Snapback Diode model provides a simplified behavioral model of a transient voltage suppressor diode for ESD simulations. The model is built using idealized SPICE diode models, ideal current sources, and resistors.[1]

**Table: Snapback Diode Model Parameters**

Parameter	Description	Default Value [Unit]
I1	First breakdown threshold	0.008 [A]
I2	Second breakdown threshold	0.14 [A]
R1	Initial positive resistance	1000 [Ohm]
R2	Determines negative resistance region	50 [Ohm]
R3	Determines final positive resistance	1 [Ohm]




**References**

[1] Santoro, R.P., "Piecewise-linear modeling of I-V characteristics with SPICE," in Education, IEEE Transactions on , vol.38, no.2, pp.107-117, May 1995


## Line Impedance Stabilization Networks (LISNs)

The Line Impedance Stabilization Network, or LISN as it is commonly called, is used for the measurement of conducted emissions on power lines.


The LISN sub-library represents the line impedance stabilization networks that are defined by various standards. All parameters follow the values given by the standards. The LISN sub-library contains the following list of components.



**CISPR15\_LISN:** This model represents the 50 Ohm, 50 uH + 5 Ohm LISN circuit originated with VDE conducted emissions testing. It is also the LISN required for CISPR 15 testing of Luminaries. Compare to CISPR 16, it includes additional inductors and capacitors for filtering and has an operating frequency of 9 kHz - 30 MHz. In the symbol, pins PS\_P and PS\_N are the differential pins for the power supply connection, EUT\_P and EUT\_N are the differential pins for the unit under test, and V\_EMI\_REC\_P and V\_EMI\_REC\_N are the differential pins for the EMI Receiver Voltage (measurement ports for noise voltage).



**Figure: Schematic representation of the CISPR15\_LISN**



**CISPR16\_LISN:** This model represents the 50 Ohm, 50 uH LISN circuit defined in CISPR 16-1-2. 2006. It has an operating frequency of 10kHz to 100MHz. In the symbol, pins PS\_P and PS\_N are the differential pins for the power supply connection, EUT\_P and EUT\_N are the differential pins for the unit under test, and V\_EMI\_REC\_P and V\_EMI\_REC\_N are the differential pins for the EMI Receiver Voltage (measurement ports for noise voltage).






Figure: Schematic representation of the CISPR16 LISN



**CISPR25\_LISN:** This model represents the LISN for use with frequency range from 0.1 MHz to 100 MHz, defined by standard CISPR-25 E.2, version 2008, with a 50 Ohm load included on the measurement. The EMI receiver voltage is provided instead of a measurement port. It has an operating frequency of 10kHz to 108MHz. In the symbol, pins PS\_P is the pin for the power supply connection, EUT\_P is the pin for the unit under test, and V\_EMI is the pin for the EMI Receiver Voltage (measurement ports for noise voltage).




**Figure: Schematic representation of the CISPR25\_LISN**




**DO160F\_LISN:** This model represents the LISN for use with frequency range from 15 KHz to 400 MHz, defined by standard RTCA DO-160F. In the symbol, pins PS\_P is the pin for the power



supply connection, EUT\_P is the pin for the unit under test, and V\_EMI is the pin for the EMI Receiver Voltage (measurement ports for noise voltage).



**Figure: Schematic representation of the DO160F\_LISN**



**MILSTD461F\_LISN:** This model represents the LISN for use with frequency range from 10 KHz to 10 MHz, defined by standard MIL-STD 461F Annex A-2. In the symbol, pins PS\_P is the pin for the power supply connection, EUT\_P is the pin for the unit under test, and V\_EMI is the pin for the EMI Receiver Voltage (measurement ports for noise voltage).




Figure 8-4 Figure: Schematic representation of the MILSTD461F\_LISN

## Voltage Regulator Module (VRM) Source with Remote Sense Line



A voltage regulator generates a fixed output voltage of a preset magnitude that attempts to remain constant regardless of changes to its input voltage or load conditions, taking current from a higher supply voltage and delivering it to loads at lower voltage.

The VRM source replicates the behavior of a VRM.

The VRM source is available in the Schematic Editor. It is implemented via a .SUBCKT instance. It does not have a netlist form.

The VRM source has three parameters:

**VREF** – Sets the reference voltage (default is 1.1V).

**ILOAD** – Sets the load current (default is 10A).


**REG** – Sets the load regulation specification (default is 0.001, or 0.1%).

**Sense+** is the positive side of the remote sense line.

**Sense-** is the negative side of the sense line, typically grounded.

**Vout+** is the positive side of the output.

**Vout-** is the negative side of the output, typically grounded.



**Figure: Schematic representation of the VRM Source**

In this formulation,

$$V_l = V_{ref} - I_l/G,$$

where:

- $V_l$  is the output voltage
- $I_l$  is the load current
- $V_{ref}$  is the reference voltage
- $G$  is the factor by which output current increases/decreases per changes in output voltage

G is calculated on the parameters supplied:

$$G = (\text{Load Current}) / (V_{\text{ref}} \times \text{Load Regulation Spec})$$

## Voltage Regulator Module (VRM) Source with Hard Current Limit



A voltage regulator generates a fixed output voltage of a preset magnitude that attempts to remain constant regardless of changes to its input voltage or load conditions, taking current from a higher supply voltage and delivering it to loads at lower voltage. The VRM with hard current limit functions to limit the output current using a controlled source with a PWL table.


The VRM source replicates the behavior of a Linear Regulator VRM.

The VRM source is available in the Schematic Editor. It is implemented via a .SUBCKT instance. It does not have a netlist form.

The VRM source has two parameters:

**VREF** – Sets the reference voltage (default is 1V).

**ILOAD** – Sets the hard current limit (default is 1A).



**Figure: Schematic representation of the VRM Source**




Figure: Current and Voltage characteristics versus load resistance

## Lightning and Surge Sources

Lightning source can broadly be categorized into two main types:

- Indirect lightning EMP
- Direct Lightning Surge

For EMC tools, limit to the indirect lightning EMP as that allows us to measure the susceptibility of a device under test.


The component gives an option to choose between different types of lightning/surge standards based on the field of application. You could choose on the following standards:

- [MIL-STD-464C](#)
- [IEC 62305-1](#)
- [IEEE C62.41](#)

## MIL-STD-464C

MIL-STD-464C is the Department of Defense standard for EMI

This standard establishes electromagnetic environmental effects (E3) interface requirements and verification criteria for airborne, sea, space, and ground systems, including associated ordnance. Unintentional intelligence-bearing signals which, if intercepted and analyzed, disclose the national security information transmitted, received, handled, or otherwise processed by any classified information processing system.



The MIL-STD-464C source has two parameters:

**Current component** - Allows you to choose between the type of waveform based on the lightning stroke

**Delay Time 'T\_delay'** - Time before the component turns on

Mathematical representation:

$$I = I_0 \times [(e^{-\alpha t}) - (e^{-\beta t})]$$

The following figure provides aspects of the lightning environment that are relevant for protection against direct effects.

MIL-STD-464C




Figure 8-5 Waveforms defined in MIL-STD-464C

Current Component	Description	$I_0$ (Amperes)	$\alpha(s^{-1})$	$\beta(s^{-1})$
A	Severe stroke	218,810	11,354	647,265
Ah	Transition zone first return stroke	164,903	16,065	858,888
B	Intermediate current	11,300	700	2,000
C	Continuing current	400	Not applicable	Not applicable
D	Subsequent stroke Current	109,405	22,708	1,294,530
D/2	Multiple stroke	54,703	22,708	1,294,530
H	Multiple burst	10,572	187,191	19,105,100






Figure 8-6 Test circuit for MIL-STD-464C





Figure 8-7 Output of test circuit for MIL-STD-464C

## IEC 62305-1



The IEC 62305-1 source has four parameters:

**I<sub>off</sub>** - Offset current

**Impulse type** - First positive, first negative, or subsequent negative.

**Protection Level** - It is a number related to a set of lightning parameters

**'T<sub>delay</sub>'** - Time before the component turns on

IEC 62305 provides general principles to be followed for protection of structures against lightning, including their installations and contents, and persons.

Mathematical representation of IEC 62305-1:

$$I = I_{\text{off}} + \left( \frac{I_{\text{max}}}{k1} \times \left( \frac{\left(\frac{t}{t1}\right)^{10}}{1 + \left(\frac{t}{t1}\right)^{10}} \right) \times e^{-\frac{t}{t2}} \right)$$

Lightning protection level LPL: It is a number related to a set of lightning parameters. Each level has a fixed set of maximum and minimum lightning current parameters. The lightning protection levels are:

LPL 1, LPL 2, LPL 3 or LPL4.

LPL 1 offers the highest protection level, with LPL 3 or 4 offering the lowest level

	Impulse_Type 1 First Positive	Impulse_Type 2 First Negative	Impulse_Type 3 Subsequent
LPL 1	200,000	-100,000	-50,000
LPL 2	150,000	-75,000	-37,500
LPL 3	100,000	-50,000	-25,000

\*Lightning current for each LPL based on Impulse type\*




Figure 8-8 Test circuit for IEC 62305-1





Figure 8-9 Output of test circuit for IEC62305-1

## IEEE C62.41



The IEEE C62.41 source has five parameters:

**Vpk** - Peak voltage 200kV (default)

**Rise time 't1'** - Rise Time (10% - 90%) 0.533us (default)

**Fall time 't2'** - Fall Time (100% - 50%) 9.788 us(default).

**Angular acceleration 'w'** - 225000 rad\_per\_sec^2.

**Delay Time 'Tdelay'** - Time before the component turns on

ANSI/IEEE C62.41 defines the three exposure levels that characterize the rate of surge occurrence versus voltage level at an unprotected site as follows:

**Low:** Geographic locations where lightning activity is known to be low, and little load switching is anticipated.

**Medium:** Geographic locations where medium to high lightning activity is expected, significant load switching is anticipated, or both.

**High:** Geographic locations where surges greater than those defined as low or medium are expected.

Mathematical expression:

$$V = A \times V_{pk} \times \left(1 - e^{-\frac{t}{t1}}\right) \times \left(e^{-\frac{t}{t2}}\right) \times (\cos \omega t)$$




Figure 8-10 Test circuit for IEEE C62.41





Figure 8-11 Output of test circuit for IEEE C62.41

## 9 - Equalizers

This topic describes the following equalizer elements:

"CTLE Visualization" below

### CTLE Visualization



#### CTLE Visualization Instance Netlist Syntax

The Continuous-Time Linear Equalization (CTLE) visualization element allows you to preview the waveform generated for a given CTLE setting during QuickEye or VerifEye analysis. The syntax for a CTLE visualization instance is:

```
ACTLExxxxn2 n2ref n1 n1ref internal p1=val p2=val z=val
gain=val file="file_reference" reltol=val tf_num=val
numerator=[a0 ...] denominator=[b0 ...] poles=[pole1 ... ]
zeros=[zero1 ... ] ac_gain=val
```

COMPONENT=ctle

*n1* is the input node, *n2* is the output node of the equalizer. *n1ref* and *n2ref* are the reference nodes for the input and output, respectively, and are typically grounded (node 0). The **internal** node is required, and should not be connected to any signal or ground. The entry **COMPONENT=ctle** identifies the device.

Refer to *Continuous Time Linear Equalization* in the QuickEye and VerifEye Technical Notes for details.

**Table 1: CTLE Visualization Instance Parameters**

Parameter	Description	Unit	Default
p1	CTLE pole 1 frequency. (Enables p1, p2, z, and gain as CTLE data source. See <a href="#">Note 1.</a> )	Hz	0
p2	CTLE pole 2 frequency	Hz	0

Parameter	Description	Unit	Default
<b>z</b>	CTLE zero pole frequency	Hz	0
<b>gain</b>	DC Gain	dB	0
<b>file</b>	File name for the CTLE transfer function data. (Enables CTLE file, reltol, and tf_num as CTLE data source. See <a href="#">Note 1.</a> )	None	None
<b>reltol</b>	Target fitting error for the fit of the transfer function data	None	1e-2
<b>tf_num</b>	Select one transfer function from a file containing multiple transfer functions. With the default value of 0, Nexxim tries each transfer function on the file, selecting the one that yields the maximum eye height. If <b>tf_num</b> is less than zero or greater than the number of functions in the file, an error occurs.	None	0
<b>numerator</b>	Vector of coefficients for the numerator of the rational polynomial. (Enables numerator and denominator as CTLE data source. See <a href="#">Note 1.</a> )	None	None
<b>denominator</b>	Vector of coefficients for the denominator of the rational polynomial. (Order of the denominator must be $\geq$ the order of the numerator.)	None	None
<b>poles</b>	Vector of pole frequencies. (Enables poles, zeros, gain, and ac_gain as CTLE data source. See <a href="#">Note 1.</a> )	Hz	None
<b>zeros</b>	Vector of zero frequencies (number of zero frequencies must be less than the number of pole frequencies)	Hz	None
<b>ac_gain</b>	High-frequency peak gain (maximum value of transfer function)	dB	0

### CTLE Visualization Element Netlist Example


```
ACTLE1 out 0 in 0 internal p1=1950000000 p2=5000000000
z=650000000 gain=-3.5175 COMPONENT=ctle
```

### Notes


1. If there are multiple sources of CTLE data present in the netlist, the order of precedence is:  
(**file, reltol, tf\_num**) > (**numerator, denominator**) > (**poles, zeros, gain, ac\_gain**) > (**p1, p2, z, gain**)
2. The defaults for the legacy instance parameters **p1**, **p2**, and **z** indicate that they are not set. For example: for USB3.1, Gen1, and long channel, they should be set to **p1** =1.95GHz, **p2** =5GHz, and **z** =650MHz. Also set **gain** =-3.5175dB.



- Set up and run a linear network analysis (LNA) for the frequency range of interest.
- Create a standard rectangular report from the **LNA Solution**, **Sweep** domain, using **Gain** as the **Category**, **CTLE\_VoltageGain** as the **Quantity**, **dB** as the **Function**, and **All** Frequencies as the **Primary Sweep**.



When the report opens, click horizontal axis (Frequency), open the axis properties window **Scaling** tab and select **Log** scaling.



## 10 - FETs (JFETs and MESFETs)

This topic describes the JFETs, MESFETs, GaAsFETs, and HEMTs:

["JFET Instance, SPICE Model \(Level 1\)"](#) on the next page

["JFET Model \(Level 1\)"](#) on page 10-3

["JFET Instance, Modified SPICE Model \(Level 2\)"](#) on page 10-6

["Modified SPICE JFET Model \(Level 2\)"](#) on page 10-7

["MESFET Instance, Curtice Model \(Level 3, SAT 0\)"](#) on page 10-8

["MESFET, Curtice Model"](#) on page 10-9

["MESFET Instance, Modified Curtice Model \(Level 3, SAT 1\)"](#) on page 10-13

["MESFET, Modified Curtice Model"](#) on page 10-14

["MESFET Instance, Statz Model \(Level 3, SAT 2\)"](#) on page 10-14

["Statz MESFET Model"](#) on page 10-15

["MESFET Instance, Triquint Extended \(TOM1\) Model \(Level 3, SAT 3\)"](#) on page 10-15

["Level 3 Triquint Extended MESFET \(TOM\) Model"](#) on page 10-16

["MESFET Instance, Triquint TOM3 Model \(Level 7\)"](#) on page 10-18

[MESFET Model, Triquint TOM3 Model, Level 7](#)

["TOM3 MESFET Model \(Level 7\)"](#) on page 10-19

["MESFET Instance, Materka Model \(Level 8\)"](#) on page 10-22

["GaAsFET Instance, Curtice3 Model \(Level 9\)"](#) on page 10-26

["GaAsFET Curtice3 Model \(Level 9\)"](#) on page 10-27

["MESFET Instance, EEHEMT Model \(Level 15\)"](#) on page 10-29

["EEHEMT Model \(Level 15\)"](#) on page 10-31

["PSFET Instance, Parker-Skellern Model \(Level 18\)"](#) on page 10-34

["Parker-Skellern PSFET Model \(Level 18\)"](#) on page 10-34

["GaAsFET Instance, Angelov-Chalmers Model \(Level 19\)"](#) on page 10-36

["GaAsFET Model, Angelov-Chalmers \(Level 19\)"](#) on page 10-37

["GaAsFET Instance, Curtice2 Model \(Level 21\)"](#) on page 10-39

"GaAsFET Model, Curtice2 (Level 21)" on page 10-40

"GaAsFET Instance, Curtice2 Advanced Model (Level 22)" on page 10-42

"GaAsFET Model, Curtice2 Advanced (Level 22)" on page 10-43

"GaAsFET Instance, Angelov-Chalmers Model (Level 23)" on page 10-46

"GaAsFET Model, Angelov-Chalmers (Level 23)" on page 10-47


"MESFET Instance, Materka Model (Level 24)" on page 10-50

"MESFET, Materka Model (Level 24)" on page 10-51

"MESFET Instance, Statz Model (Level 25)" on page 10-63

"Statz MESFET Model" on page 10-64

## JFET Instance, SPICE Model (Level 1)



### SPICE JFET Instance Netlist Syntax

The netlist syntax for a SPICE model JFET Level 1 instance is:

```
Jxxxx nd ng ns [nb] modelname  
[area_specification]  
[M= val] [DTEMP= val]
```

*nd* is the drain node, *ng* is the gate node, *ns* is the source node and *nb* is the base or substrate node of the transistor. The *modelname* is the name of a JFET Level 1 model defined in a .MODEL statement elsewhere in the netlist.

The *area\_specification* is one of the following entries:

```
[ [AREA=] area ]
```

or

[**W**=width] [**L**=length]

**Table 32: JFET/MESFET Instance Parameters**

Instance Parameter	Description	Unit	Default
<b>AREA</b>	Area factor	None	1.0
<b>DTEMP</b>	Difference between transistor and circuit temperatures	°C	0
<b>L</b>	FET gate length	Meter	0.0
<b>M</b>	Multiplier to simulate multiple devices in parallel	None	1.0
<b>W</b>	FET gate width	Meter	0.0

### SPICE JFET Instance Netlist Example

```
J1 11 22 33 44 jfet1 AREA=0.97
```

## JFET Model (Level 1)

The .MODEL statement for the Level 1 JFET has the netlist syntax.

```
.MODEL modelname NJF [LEVEL=1] [modelparameter=val] ...
```

or

```
.MODEL modelname PJF [LEVEL=1] [modelparameter=val] ...
```

The entry **NJF** selects the N-channel JFET, while **PJF** selects the P-channel JFET.

**Table 33: Level 1 and Level 2 JFET Model Parameters**

Model Parameter	Description	Unit	Default
<b>LEVEL</b>	1 selects the Basic SPICE JFET model	None	1 (default if LEVEL parameter is omitted)
<b>ACM</b>	Gate area calculation method	None	0
<b>AF</b>	Flicker noise exponent	None	1.0
<b>ALIGN</b>	Correction for gate misalignment	Meter	0.0

<b>ALPHA</b> (ALFA, ALPHA1)	Saturation factor	Volt <sup>-1</sup>	2.0
<b>AREA</b>	Area factor	None	1.0
<b>BETA</b>	Transconductance (gain)	Amp/Volt <sup>2</sup>	1.0e-4
<b>BEX</b>	Temperature exponent to correct for low field mobility	None	0.0
<b>CAPOP</b>	Capacitor model selector	None	0
<b>CAPDS</b> (CDS)	Drain-source capacitance	Farad	0.0
<b>CGD</b>	Zero-bias gate-drain junction capacitance	ACM = 0 : Farad ACM = 1 : Farad/Meter <sup>2</sup>	0.0
<b>CGS</b>	Zero-bias gate-source junction capacitance	ACM = 0 : Farad ACM = 1 : Farad/Meter <sup>2</sup>	0.0
<b>CRAT</b>	Source ratio of gate capacitance	None	0.666
<b>CTD</b>	Temperature coefficient for gate-drain junction capacitance	°C <sup>-1</sup>	0.0
<b>CTS</b>	Temperature coefficient for gate-drain junction capacitance	°C <sup>-1</sup>	0.0
<b>DCAP</b>	Capacitance equation selector	None	2
<b>EG</b>	Energy gap for gate-drain and gate-source diodes at 0 °K.	electron-Volt	1.11
<b>FC</b>	Coefficient for PB in forward-bias capacitance calculations	None	0.5
<b>GAMDS</b> (GAMMA, GAMA)	Lowering coefficient for drain voltage-induced threshold voltage	None	0.0
<b>GAP1</b>	1st bandgap correction factor	electron-Volt/°K	7.02e-4
<b>GAP2</b>	2nd bandgap correction factor	°K	1108.0
<b>GCAP</b>	Zero-bias gate capacitance	ACM = 0 : Farad ACM = 1 :	Not used if not provided

		Farad/Meter <sup>2</sup>	
<b>GDSNOI</b>	Channel noise coefficient (NLEV = 3)	None	1.0
<b>HDIF</b>	Distance of heavily-doped (low resistance) region from source or drain contact to lightly-doped region	Meter	0.0
<b>IS</b>	Gate junction saturation current.	ACM = 0: Amp ACM = 1: Amp/Meter <sup>2</sup>	1.0e-14
<b>KF (KF4)</b>	Flicker noise coefficient	None	0.0
<b>L</b>	FET gate length	Meter	0.0
<b>LAMBDA (LAMB)</b>	Channel length modulation factor	Volt <sup>-1</sup>	0.0
<b>LDEL</b>	Difference between drawn length and actual or optical device length	Meter	0.0
<b>LDIF</b>	Distance of lightly-doped region from heavily-doped region to transistor edge	Meter	0.0
<b>MJ</b>	Grading coefficient for gate-drain and gate-source diodes	None	0.50
<b>N</b>	Emission coefficient for gate-drain and gate-source diodes	None	1.0
<b>NG</b>	Gate subthreshold factor	Volt <sup>-1</sup>	0.0
<b>NLEV</b>	Noise equation selector	None	2
<b>PB</b>	Gate junction potential	Volt	0.8
<b>RD</b>	Drain ohmic resistance	Ohm	0.0
<b>RG (RG2)</b>	Gate ohmic resistance	Ohm	0.0
<b>RS</b>	Source ohmic resistance	Ohm	0.0
<b>RSH</b>	Sheet resistance of heavily-doped region	Ohm/square	0.0
<b>RSHG</b>	Gate sheet resistance	Ohm/square	0.0
<b>RSHL</b>	Sheet resistance of lightly-doped region	Ohm/square	0.0
<b>TCV (VTOTC, AVT0)</b>	Temperature compensation coefficient for threshold voltage VTO	°K <sup>-1</sup>	0.0
<b>TLEV</b>	Temperature equation selector for junction diodes	None	0.0
<b>TLEVC</b>	Temperature equation selector for junction	None	0.0

	capacitances and potential		
<b>TNOM</b> (TREF)	Nominal circuit temperature	°C	25.0
<b>TPB</b>	Temperature coefficient for gate junction potential PB	Volt/°K	0.0
<b>TRD</b> (TRD1, ARD)	Temperature coefficient for drain resistance RD	°K <sup>-1</sup>	0.0
<b>TRG</b> (TRG1, ARG)	Temperature coefficient for gate resistance RG	°K <sup>-1</sup>	0.0
<b>TRS</b> (TRS1, ARS)	Temperature coefficient for source resistance RS	°K <sup>-1</sup>	0.0
<b>TT</b>	Transit time	Second	0.0
<b>VTO</b> (VT0, VPO)	Threshold voltage.	Volt	-2.0
<b>W</b>	FET gate width	Meter	0.0
<b>WDEL</b>	Difference between drawn width and actual or optical device width	Meter	0.0
<b>XTI</b>	Saturation current temperature exponent	None	3.0

### SPICE JFET Model Netlist Example

```
J1 11 22 33 44 jfet1 AREA=0.97

.MODEL jfet1 NJF LEVEL=1

+ BETA=626e-6 LAMBDA=45e-3

+ VTO=-2.33 IS=0.5e-9


+ N=1.2 CGS=1e-15 CGD=1e-15

+ TT=1.0e-14 MJ=0.5 PB=0.7 FC=0.5

+ CAPOP=1
```

### JFET Instance, Modified SPICE Model (Level 2)





### Modified SPICE JFET Instance Netlist Syntax

The netlist syntax for a modified SPICE JFET Level 2 instance is:

```
Jxxxx nd ng ns [nb] modelname
[area_specification] [M= val] [DTEMP= val]
```

*nd* is the drain node, *ng* is the gate node, *ns* is the source node and *nb* is the base or substrate node of the transistor. The *modelname* is the name of a Level 2 JFET model defined in a .MODEL statement elsewhere in the netlist.

The *area\_specification* is one of the following entries:

```
[[AREA=]area] or [W=width] [L=length]
```

Levels 1, 2, 3, 7, 8, and 9 of JFETs, MESFETs and GaAsFETs use the same instance parameters. See "[JFET Instance, SPICE Model \(Level 1\)](#)" on page 10-2.

### Modified SPICE JFET Instance Netlist Example

```
J1 11 22 33 44 jfet2 AREA=0.97
```

## Modified SPICE JFET Model (Level 2)

The .MODEL statement for the Level 2 JFET is:

```
.MODEL modelname NJF LEVEL=2 [modelparameter=val] ...
```

or

```
.MODEL modelname PJF LEVEL=2 [modelparameter=val] ...
```

The Level 2 JFET uses the model parameters listed in the module for the Level 1 JFET (see "[JFET Model \(Level 1\)](#)" on page 10-3.)


Table 34: Level 2 JFET Additional Model Parameters

Model Parameter	Description	Unit	Default
<b>LEVEL</b>	2 is required to select the Modified SPICE JFET model	None	1 (default if LEVEL parameter is omitted)
<b>LAM1</b>	Channel length modulation gate voltage parameter	Volt <sup>-1</sup>	0.0

### Modified SPICE JFET Model Netlist Example

```
.MODEL njf NJF level=2
+ beta=626e-6 lambda=45e-3 lam1=.01
+ vto=-2.33 is=0.5e-9
+ n=1.2 rd=0 rs=0
```

## MESFET Instance, Curtice Model (Level 3, SAT 0)



### Curtice MESFET Instance Netlist Syntax

The syntax for a Curtice model MESFET instance is:

```
Jxxxx nd ng ns [nb] modelname
[area_specification] [M=val] [DTEMP=val]
```

*nd* is the drain node, *ng* is the gate node, *ns* is the source node and *nb* is the base or substrate node of the transistor. The *modelname* is the name of a Curtice model MESFET (Level 3, SAT 0) defined in a .MODEL statement elsewhere in the netlist.

The *area\_specification* is one of the following entries:

[**AREA=**area]

OR

[**W=width**] [**L=length**]

Levels 1, 2, 3, 7, 8, and 9 of JFETs, MESFETs and GaAsFETs use the same instance parameters. See "[JFET Instance, SPICE Model \(Level 1\)](#)" on page 10-2.

### Curtice MESFET Netlist Examples

```
J2 12 VCC 0 mesfet3
```

## MESFET, Curtice Model

The .MODEL statement for the Curtice model MESFET is:

```
.MODELmodelname NJF LEVEL=3 [SAT=0] [modelparameter=val] ...
```

OR

```
.MODELmodelname PJF LEVEL=3 [SAT=0] [modelparameter=val] ...
```

**LEVEL=3** specifies a MESFET model. The **SAT=0** parameter specifies the Curtice MESFET model.

The Level 3 MESFET models use all the Level 1 and Level 2 model parameters listed in the module for the "[JFET Model \(Level 1\)](#)" on page 10-3.

**Table 35: Level 3 MESFET Additional Model Parameters**

Model Parameter	Description	Unit	Default
<b>LEVEL</b>	3 is required to select one of several MESFET models (see SAT parameter)	None	1 (default if LEVEL parameter is omitted)
<b>SAT</b>	Saturation factor (MESFET model selector)  0 = Standard Curtice model 1 = Curtice model with tanh coefficient 2 = Statz cubic approximation to Curtice model with gate field degradation  3 = Variable saturation model or Triquint extended (TOM) model	None	0

<b>A</b>	Active layer thickness $A_{eff} = A \times SCALM$	Meter	0.5e-6
<b>ACM</b>	0 = SPICE method 1 = physical basis (required for Triquint TOM features)	None	0
<b>AF</b>	Flicker noise exponent	None	1.0
<b>ALIGN</b>	Correction for gate misalignment	Meter	0.0
<b>ALPHA (ALFA, ALPHA1)</b>	Saturation factor	Volt <sup>-1</sup>	2.0
<b>AREA</b>	Area factor	None	1.0
<b>BETA</b>	Transconductance (gain)	Amp/Volt <sup>2</sup>	1.0e-4
<b>CAPOP</b>	Capacitor model 0 = SPICE depletion capacitor model 1 = Statz charge-conserving symmetric capacitor model (Level 3 only) 2 = Modified Statz model	None	0
<b>CAPDS (CDS)</b>	Drain-source capacitance	Farad	0.0
<b>CGD</b>	Zero-bias gate-drain junction capacitance	ACM = 0 : Farad ACM = 1 : Farad/Meter <sup>2</sup>	0.0
<b>CGS</b>	Zero-bias gate-source junction capacitance	ACM = 0 : Farad ACM = 1 : Farad/Meter <sup>2</sup>	0.0
<b>CRAT</b>	Source ratio of gate capacitance	None	0.666
<b>D</b>	Semiconductor dielectric constant Silicon: 11.7 Gallium arsenide: 10.9	None	11.7
<b>DCAP</b>	Capacitance equation selector	None	2
<b>DGAM</b>	Dispersion model feedback coefficient	None	0.0
<b>FC</b>	Coefficient for PB in forward-bias capacitance calculations,	None	0.5

	CAPOP = 0 or 2		
<b>GAMDS</b> ( <b>GAMMA</b> , <b>GAMA</b> )	Lowering coefficient for drain voltage-induced threshold voltage	None	0.0
<b>GCAP</b>	Zero-bias gate capacitance	ACM = 0 : Farad ACM = 1 : Farad/Meter <sup>2</sup>	Not used if not provided
<b>GDSNOI</b>	Channel noise coefficient (NLEV = 3)	None	1.0
<b>HDIF</b>	Distance of heavily-doped (low resistance) region from source or drain contact to lightly-doped region	Meter	0.0
<b>IS</b>	Gate junction saturation current.	ACM = 0: Amp ACM = 1: Amp/Meter <sup>2</sup>	1.0e-14
<b>K1</b>	Threshold voltage sensitivity to bulk node	Volt <sup>1/2</sup>	0.0
<b>KF</b>	Flicker noise coefficient	None	0.0
<b>L</b>	FET gate length	Meter	0.0
<b>LAMBDA</b> ( <b>LAMB</b> )	Channel length modulation factor Must be 0 for Triquint TOM model compatibility.	Volt <sup>-1</sup>	0.0
<b>LAM1</b>	Channel length modulation gate voltage parameter	Volt <sup>-1</sup>	0.0
<b>LDEL</b>	Difference between drawn length and actual or optical device length	Meter	0.0
<b>LDIF</b>	Distance of lightly-doped region from heavily-doped region to transistor edge	Meter	0.0
<b>MJ</b>	Grading coefficient for gate-drain and gate-source diodes (CAPOP = 0 or 2)  Step junction: 0.50 Linear graded junction: 0.33	None	0.50
<b>N</b>	Emission coefficient for gate-drain and gate-source diodes	None	1.0
<b>NCHAN</b>	Effective channel dopant concentration	atom/cm <sup>3</sup>	1.552e+22
<b>ND</b>	Drain subthreshold factor	Volt <sup>-1</sup>	0.0

<b>NG</b>	Gate subthreshold factor	Volt <sup>-1</sup>	0.0
<b>NLEV</b>	Noise equation selector	None	2
<b>PB</b>	Gate junction potential	Volt	0.8
<b>RD</b>	Drain ohmic resistance	Ohm	0.0
<b>RG (RG2)</b>	Gate ohmic resistance	Ohm	0.0
<b>RS</b>	Source ohmic resistance	Ohm	0.0
<b>RSH</b>	Sheet resistance of heavily-doped region	Ohm/square	0.0
<b>RSHG</b>	Gate sheet resistance	Ohm/square	0.0
<b>SATEXP</b>	Drain voltage exponent	None	3.0
<b>TNOM</b>	Nominal circuit temperature	°C	25
<b>TT</b>	Transit time	Second	0.0
<b>UCRIT</b>	Critical field for mobility degradation Must be 0 for Triquint TOM model compatibility.	Volt/cm	0.0
<b>VBI</b>	Gate diode built-in voltage	Volt	1.0
<b>VGEXP (Q)</b>	Gate voltage exponent	None	2.0
<b>VP</b>	Pinch-off voltage	Volt	Calculated
<b>VTO</b>	Threshold voltage. If VTO is nonzero, it overrides the internal calculation.  Negative VTO denotes a depletion transistor (for both NJF and PJF), while positive VTO denotes an enhancement transistor.	Volt	Calculated
<b>W</b>	FET gate width	Meter	0.0
<b>WDEL</b>	Difference between drawn width and actual or optical device width	Meter	0.0

### Curtice MESFET Model Netlist Example

```
.MODEL mesfet3 NJF LEVEL=3 SAT=0

.model njf NJF level=3 sat=3

+ beta=626e-6 lambda=0 k1=0.02 delta=0


+ vto=-2.33 is=0.5e-9 tt=1.0e-14 capds = 1e-14

+ n=1.2 cgs=1e-15 cgd=1e-15 satexp=3.2

+ gamds=1e-4 ucrit=1e-2 q=2.5 alpha=2.5 rg=10
```

```
+ m=0.5 pb=0.7 fc=0.5 capop=1
```

## MESFET Instance, Modified Curtice Model (Level 3, SAT 1)



### Modified Curtice MESFET Instance Netlist Syntax

The syntax for a modified Curtice model MESFET instance is:

```
Jxxxx nd ng ns [nb] modelname  
[area_specification]  
[M=val] [DTEMP=val]
```

*nd* is the drain node, *ng* is the gate node, *ns* is the source node and *nb* is the base or substrate node of the transistor. The *modelname* is the name of a Modified Curtice model MESFET (Level 3, SAT 1) defined in a .MODEL statement elsewhere in the netlist.

The *area\_specification* is one of the following entries:

```
[ [AREA=] area]
```

or

```
[W=width] [L=length]
```

Levels 1, 2, 3, 7, 8, and 9 of JFETs, MESFETs and GaAsFETs use the same instance parameters. See "[JFET Instance, SPICE Model \(Level 1\)](#)" on page 10-2.

### Modified Curtice MESFET Instance Netlist Example

```
J2 12 VCC 0 mesfet3
```

## MESFET, Modified Curtice Model

The .MODEL statement for the Modified Curtice model MESFET is:

```
.MODEL modelname NJF LEVEL=3 SAT=1 [modelparameter=val] ...
```


or

```
.MODEL modelname PJF LEVEL=3 SAT=1 [modelparameter=val] ...
```

**LEVEL=3** specifies a MESFET model. The **SAT=1** parameter specifies the Modified Curtice MESFET model.

The Level 3 MESFET models use all the Level 1 and Level 2 model parameters listed in the module for the "[JFET Model \(Level 1\)](#)" on page 10-3. The module "[MESFET, Curtice Model](#)" on page 10-9 lists the additional model parameters that apply to all Level 3 MESFET models.

## MESFET Instance, Statz Model (Level 3, SAT 2)



### Statz MESFET Instance Netlist Syntax

The syntax for a Statz model MESFET instance is:

```
Jxxxx nd ng ns [nb] modelname  
[area_specification] [M=val] [DTEMP=val]
```

*nd* is the drain node, *ng* is the gate node, *ns* is the source node and *nb* is the base or substrate node of the transistor. The *modelname* is the name of a Statz model MESFET (Level 3, SAT 2) defined in a .MODEL statement elsewhere in the netlist.

The *area\_specification* is one of the following entries:

```
[ [AREA=] area ]
```

or



[**W**=width] [**L**=length]

Levels 1, 2, 3, 7, 8, and 9 of JFETs, MESFETs and GaAsFETs use the same instance parameters. See "[JFET Instance, SPICE Model \(Level 1\)](#)" on page 10-2.

### Statz MESFET Netlist Example

```
J2 12 VCC 0 mesfet3
```

## Statz MESFET Model

The .MODEL statement for the Statz model MESFET is:

```
.MODELmodelname NJF LEVEL=3 SAT=2 [modelparameter=]val] ...
```


or

```
.MODELmodelname PJF LEVEL=3 SAT=2 [modelparameter=]val] ...
```

**LEVEL=3, SAT=2** parameter combination specifies the Statz MESFET model.

The Level 3 MESFET models use all the Level 1 and Level 2 model parameters listed in the module for the "[JFET Model \(Level 1\)](#)" on page 10-3. The module "[MESFET, Curtice Model](#)" on page 10-9 lists the additional model parameters that apply to all Level 3 MESFET models.

## MESFET Instance, Triquint Extended (TOM1) Model (Level 3, SAT 3)



### TOM1 MESFET Instance Netlist Syntax

The syntax for a TOM1 MESFET instance is:

```
Jxxxx nd ng ns [nb] modelname  
[area_specification] [M=val] [DTEMP=val]
```

*nd* is the drain node, *ng* is the gate node, *ns* is the source node and *nb* is the base or substrate node of the transistor. The *modelname* is the name of a Triquint Extended (TOM1) model MESFET (Level 3, SAT 3) defined in a .MODEL statement elsewhere in the netlist.

The *area\_specification* is one of the following entries:

```
[ [AREA=] area]
```

or

```
[W=width] [L=length]
```

Levels 1, 2, 3, 7, 8, and 9 of JFETs, MESFETs and GaAsFETs use the same instance parameters. See "[JFET Instance, SPICE Model \(Level 1\)](#)" on page 10-2.

### TOM1 MESFET Netlist Example

```
J2 12 VCC 0 mesfet3
```

## Level 3 Triquint Extended MESFET (TOM) Model

The .MODEL statement for the Level 3 Triquint extended MESFET (TOM) model specifies values for one or more model parameters.

```
.MODEL modelname NJF LEVEL=3 SAT=3 ACM=1  
TOM_extended_parameter=val  
[modelparameter=val] ...
```

or

```
.MODEL modelname PJF LEVEL=3 SAT=3 ACM=1  
TOM_extended_parameter=val  
[modelparameter=val] ...
```

In addition to **LEVEL=3** and **SAT=3**, the .MODEL statement must specify a value for at least one of the Triquint extended model parameters **BETATCE**, **DELTA**, or **CAPDS**. In addition, the area calculation method parameter **ACM** must be 1 to enable some TOM features. Aliases are provided for a few Level 3 parameters for compatibility with the original TOM model.

The Level 3 MESFET models use all the Level 1 and Level 2 model parameters listed in the module for the "[JFET Model \(Level 1\)](#)" on page 10-3. The module "[MESFET, Curtice Model](#)" on page 10-9 lists the additional model parameters that apply to all Level 3 MESFET models.

**Table 36: TOM MESFET (SAT=3) Model Parameters**


Model Parameter	Description	Unit	Default
<b>LEVEL</b>	3 is required to select one of several MESFET models (see SAT parameter)	None	1 (default if LEVEL parameter is omitted)
<b>NJF</b>	Selects N-channel MESFET	None	None
<b>PJF</b>	Selects P-channel MESFET	None	None
<b>SAT</b>	Saturation factor (MESFET model selector) 3 is required to select the Variable saturation model or Triquint extended (TOM) model	None	0
<b>BETATCE (ABET)</b>	Temperature coefficient for BETA When BETATCE is nonzero, $BETA(temp) = BETA(TNOM+273.15) \times 1.01^{(BETATCE \times (temp-TNOM+273.15))}$	°C <sup>-1</sup>	0.0
<b>CAPDS (CDS)</b>	Drain-source capacitance	Farad	0.0
<b>DELTA</b>	Ids feedback parameter.	None	0.0
<b>GAMDS (GAMMA, GAMA)</b>	Lowering coefficient for drain voltage-induced threshold voltage	None	0.0
<b>MJ</b>	Grading coefficient for gate-drain and gate-source diodes (CAPOP = 0 or 2) Step junction: 0.50 Linear graded junction: 0.33	None	0.50

**TOM1 MESFET Model Netlist Example**

```
.MODEL tqmesfet NJF LEVEL=3 SAT=3 BETATCE=1.0
.model njf NJF level=3 sat=3 vto=-3
+ beta=626e-6 lambda=0 k1=0.02
+ is=0.5e-9 tt=1.0e-14 rg=100
+ n=1.2 cgs=1e-15 cgd=1e-15
+ gamds=1e-4 ucrit=1e-2 vgexp=2.2 alpha=2.5
+ m=0.5 pb=0.7 fc=0.5 capop=1
```

```
+ n=5.0 rd=0 rs=0 satexp=3.2
*+ ng=1 nd=1
```

## MESFET Instance, Triquint TOM3 Model (Level 7)



### TOM3 MESFET Netlist Syntax

The syntax for a Level 7 Triquint TOM3 model MESFET instance is:

```
Jxxxx nd ng ns [nb] modelname
[area_specification] [M=val] [DTEMP=val]
```

*nd* is the drain node, *ng* is the gate node, *ns* is the source node and *nb* is the base or substrate node of the transistor. The *modelname* is the name of a TOM3 Level 7 MESFET model defined in a .MODEL statement elsewhere in the netlist.

The *area\_specification* is one of the following entries:

```
[[AREA=]area]
```

or

```
[W=width] [L=length]
```

Levels 1, 2, 3, 7, 8, and 9 of JFETs, MESFETs and GaAsFETs use the same instance parameters. See "[JFET Instance, SPICE Model \(Level 1\)](#)" on page 10-2.

### TOM3 MESFET Instance Netlist Examples

```
J2 12 VCC 0 mesfet7
```

## TOM3 MESFET Model (Level 7)

The .MODEL statement for the Level 7 Triquint TOM3 MESFET models is:

```
.MODEL modelname NJF LEVEL=7 [modelparameter=] val ...
```

or

```
.MODEL modelname PJF LEVEL=7 [modelparameter=] val ...
```

LEVEL=7 specifies the TOM3 MESFET model.

**Table 37: Level 7 TOM3 MESFET Model Parameters**

Model Parameter	Description	Unit	Default
LEVEL	7 is required to select the Triquint TOM3 MESFET model	None	1 (default if LEVEL parameter is omitted)
ACM	0 = SPICE method 1 = physical basis (required for Triquint TOM features)	None	0
AF	Flicker noise exponent	None	1.0
ALIGN	Correction for gate misalignment	Meter	0.0
ALPHA (ALPHA1, ALFA)	Saturation factor	Volt <sup>-1</sup>	2.0
ALPHATCE	ALPHA temperature coefficient (exponential)	°K <sup>-1</sup>	0.0
AREA	Area factor	None	1.0
BETA	Transconductance (gain) parameter	Amp/Volt <sup>Q</sup>	0.1
BETATCE (ABET)	Linear temperature coefficient for BETA	°K <sup>-1</sup>	0.0
CAPDS (CDS)	Drain-source capacitance	Farad	1.0e-12
CAPOP	Capacitor model selector	None	0
CDSC	Dispersion model capacitance	Farad	1.0e-18
CGD	Zero-bias gate-drain junction capacitance	Farad	0.0
CGDTCE	Linear temperature coefficient for CGD	°K <sup>-1</sup>	0.0

<b>CGS</b>	Zero-bias gate-source junction capacitance	Farad	0.0
<b>CGSTCE</b>	Linear temperature coefficient for CGS	$^{\circ}\text{K}^{-1}$	0.0
<b>DCAP</b>	Capacitance equation selector	None	2
<b>DGAM</b>	Dispersion model feedback coefficient	None	0.0
<b>DELTA</b>	I <sub>ds</sub> feedback parameter.	None	0.0
<b>EG</b>	Barrier height at 0 °K.	Volt	1.11
<b>FC</b>	Coefficient for PB in forward-bias capacitance calculations	None	0.5
<b>GAMMA (GAMDS, GAMA)</b>	Lowering coefficient for drain voltage-induced threshold voltage	None	0.0
<b>GAMMATC (AGAM)</b>	Linear temperature coefficient for GAMMA	$^{\circ}\text{K}^{-1}$	0.0
<b>GDSNOI</b>	Channel noise coefficient (NLEV = 3)	None	1.0
<b>HDIF</b>	Distance of heavily-doped (low resistance) region from source or drain contact to lightly-doped region	Meter	0.0
<b>ILK</b>	Leakage diode current parameter	Amp	0.0
<b>IS</b>	Forward gate diode saturation current.	Amp	1.0e-14
<b>K (KAPP)</b>	Knee-function parameter	None	2
<b>KF (KF4)</b>	Flicker noise coefficient	None	0.0
<b>K1</b>	Threshold voltage sensitivity to bulk node	$\text{Volt}^{1/2}$	0.0
<b>L</b>	FET gate length	Meter	0.0
<b>LAMBDA (LAMB)</b>	Channel length modulation factor	$\text{Volt}^{-1}$	0.0
<b>LAM1</b>	Channel length modulation gate voltage parameter	$\text{Volt}^{-1}$	0.0
<b>LDEL</b>	Difference between drawn length and actual or optical device length	Meter	0.0
<b>LDIF</b>	Distance of lightly-doped region from heavily-doped region to transistor edge	Meter	0.0
<b>MJ</b>	Grading coefficient for gate-drain and gate-source diodes (CAPOP = 0 or 2)  Step junction: 0.50	None	0.50


	Linear graded junction: 0.33		
<b>MST</b>	Subthreshold slope-drain parameter	Volt <sup>-1</sup>	0.0
<b>MSTTC (AMST)</b>	Linear temperature coefficient for MST	Volt <sup>-1</sup> °K <sup>-1</sup>	0.0
<b>N</b>	Forward gate diode ideality factor	None	1.0
<b>ND</b>	Drain subthreshold factor	Volt <sup>-1</sup>	0.0
<b>NG</b>	Gate subthreshold factor	Volt <sup>-1</sup>	0.0
<b>NLEV</b>	Noise equation selector	None	2
<b>PB</b>	Gate junction potential	Volt	0.8
<b>PLK</b>	Leakage diode potential parameter	Volt	1.0
<b>QGAD</b>	Charge parameter	Volt <sup>-1</sup>	1.0
<b>QGAG</b>	Charge parameter	Volt <sup>-1</sup>	1.0
<b>QGCL</b>	Charge parameter	Farad	2.0e-16
<b>QGDH</b>	Sidewall capacitance	Farad	0.0
<b>QGG0</b>	Charge parameter	Farad	0.0
<b>QGGB</b>	Charge parameter	Amp <sup>-1</sup> Volt <sup>-1</sup>	100
<b>QGI0</b>	Charge parameter	Amp	1.0e-6
<b>QGQH</b>	Charge parameter	Farad-Volt	-2.0e-16
<b>QGQL</b>	Charge parameter	Farad-Volt	5.0e-16
<b>QGSB</b>	Sidewall capacitance	Farad	1.0e-16
<b>RD</b>	Drain ohmic resistance	Ohm	0.0
<b>RG (RG2)</b>	Gate ohmic resistance	Ohm	0.0
<b>RS</b>	Source ohmic resistance	Ohm	0.0
<b>RSH</b>	Sheet resistance of heavily-doped region	Ohm/square	0.0
<b>RSHG</b>	Gate sheet resistance	Ohm/square	0.0
<b>TNOM (TREF)</b>	Nominal temperature	°C	25.00
<b>TT</b>	Transit time	Second	0.0
<b>TUGD</b>	Dispersion model time constant	Second	1.0e-9
<b>VBI</b>	Gate diode built-in voltage	Volt	1.0
<b>VBTC</b>	Linear temperature coefficient of VBI	Volt/°K	0.0
<b>VGEXP (Q)</b>	Gate voltage exponent	None	2.0
<b>VST</b>	Subthreshold slope	Volt	1.0

<b>VTO (VT0, VPO)</b>	Threshold voltage. Negative VTO denotes a depletion transistor (for both NJF and PJF), while positive VTO denotes an enhancement transistor.	Volt	-2.0
<b>VTOTC (TCV, AVT0)</b>	Temperature compensation coefficient for threshold voltage VTO	$^{\circ}\text{K}^{-1}$	0.0
<b>VSTTC (AVST)</b>	Linear temperature coefficient for VST	Volt	0.0
<b>W</b>	FET gate width	Meter	0.0
<b>WDEL</b>	Difference between drawn width and actual or optical device width	Meter	0.0
<b>XTI</b>	Diode saturation current temperature exponent	None	3.0

### TOM3 Model Netlist Example

```
.MODEL mesfet7 NJF LEVEL=7
+ beta=626e-6 lambda=0 ilk =.5e-5
+ vto=-2.33 is=0.0e-9 tt=1.0e-14
+ n=2.0 cgs=1e-15 cgd=1e-15
+ gamds=1e-4 ucrit=1e-2 vgexp=2.2 alpha=2.5
+ m=0.5 pb=0.7 fc=0.5 capop=1
+ rd=0 rs=0 satexp=3.2
```

### MESFET Instance, Materka Model (Level 8)





## Materka MESFET Instance Netlist Syntax

The syntax for the HSPICE-compatible Level 8 Materka model MESFET instance is:

```
Jxxxx nd ng ns [nb] modelname
[area_specification] [M=val] [DTEMP=val]
```

*nd* is the drain node, *ng* is the gate node, *ns* is the source node and *nb* is the base or substrate node of the transistor. The *modelname* is the name of a Level 8 MESFET model defined in a .MODEL statement elsewhere in the netlist.

The *area\_specification* is one of the following entries:

```
[[AREA=] area]
```

or

```
[W=width] [L=length]
```

Levels 1, 2, 3, 7, 8, and 9 of JFETs, MESFETs and GaAsFETs use the same instance parameters. See "[JFET Instance, SPICE Model \(Level 1\)](#)" on page 10-2.

## Materka MESFET Instance Netlist Examples

```
J2 12 VCC 0 mesfet8
```

## MESFET Materka Model (Level 8)

The .MODEL statement for the Level 8 Materka MESFET models specifies values for one or more model parameters.

```
.MODEL modelname NJF LEVEL=8 [modelparameter=val] ...
```

or

```
.MODEL modelname PJF LEVEL=8 [modelparameter=val] ...
```

**LEVEL=8** specifies the Materka MESFET model.

**Table 38: Level 8 Materka MESFET Model Parameters**

Model Parameter	Description	Unit	Default
<b>LEVEL</b>	8 is required to select the Materka MESFET model	None	1 (default if LEVEL parameter is omitted)

<b>ACM</b>	0 = SPICE method 1 = physical basis (required for Triquint TOM features)	None	0
<b>AF</b>	Flicker noise exponent	None	1.0
<b>ALIGN</b>	Correction for gate misalignment	Meter	0.0
<b>ALPHA (ALFA, ALPHA1)</b>	Saturation factor	Volt <sup>-1</sup>	2.0
<b>AREA</b>	Area factor	None	1.0
<b>BETA</b>	Transconductance (gain) parameter	Amp/Volt <sup>-Q</sup>	1.0e-4
<b>CAPDS (CDS)</b>	Drain-source capacitance	Farad	0.0
<b>CAPOP</b>	Capacitor model selector	None	0
<b>CGD</b>	Zero-bias gate-drain junction capacitance	Farad	0.0
<b>CGS</b>	Zero-bias gate-source junction capacitance	Farad	0.0
<b>CRAT</b>	Source ratio of gate capacitance	None	0.666
<b>DCAP</b>	Capacitance equation selector	None	2
<b>FC</b>	Coefficient for PB in forward-bias capacitance calculations	None	0.5
<b>GAMMA (GAMDS, GAMA)</b>	Voltage slope parameter of pinch-off voltage	Volt <sup>-1</sup>	0.0
<b>GCAP</b>	Zero-bias gate capacitance	ACM = 0 : Farad ACM = 1 : Farad/Meter <sup>2</sup>	Not used if not provided
<b>GDSNOI</b>	Channel noise coefficient (NLEV = 3)	None	1.0
<b>HDIF</b>	Distance of heavily-doped (low resistance) region from source or drain contact to lightly-doped region	Meter	0.0
<b>IDSS</b>	Drain saturation current for VGS = 0	Amp	0.1
<b>IDSSTCE</b>	Idss temperature exponent	None	0.0
<b>IS</b>	Forward gate diode saturation current.	Amp	1.0e-14
<b>KF (KF4)</b>	Flicker noise coefficient	None	0.0
<b>K1</b>	Threshold voltage sensitivity to bulk node	Volt <sup>1/2</sup>	0.0


<b>L</b>	FET gate length	Meter	0.0
<b>LAMBDA (LAMB)</b>	Channel length modulation factor	Volt <sup>-1</sup>	0.0
<b>LAM1</b>	Channel length modulation gate voltage parameter	Volt <sup>-1</sup>	0.0
<b>LDEL</b>	Difference between drawn length and actual or optical device length	Meter	0.0
<b>LDIF</b>	Distance of lightly-doped region from heavily-doped region to transistor edge	Meter	0.0
<b>MJ</b>	Grading coefficient for gate-drain and gate-source diodes (CAPOP = 0 or 2)  Step junction: 0.50 Linear graded junction: 0.33	None	0.50
<b>N</b>	Emission coefficient for gate-drain and gate-source diodes	None	1.0
<b>ND</b>	Drain subthreshold factor	Volt <sup>-1</sup>	0.0
<b>NG</b>	Gate subthreshold factor	Volt <sup>-1</sup>	0.0
<b>NLEV</b>	Noise equation selector	None	2
<b>PB</b>	Gate junction potential	Volt	0.8
<b>RD</b>	Drain ohmic resistance	Ohm	0.0
<b>RG (RG2)</b>	Gate ohmic resistance	Ohm	0.0
<b>RS</b>	Source ohmic resistance	Ohm	0.0
<b>RSH</b>	Sheet resistance of heavily-doped region	Ohm/square	0.0
<b>RSHG</b>	Gate sheet resistance	Ohm/square	0.0
<b>TNOM (TREF)</b>	Nominal temperature	°C	25.0
<b>VBI</b>	Gate diode built-in voltage	Volt	1.0
<b>VGSS</b>	Gate-source voltage for simulating enhancement mode FET with $V_{gss} > V_{p0}$	Volt	0.0
<b>VTO (VT0, VPO)</b>	Threshold voltage.  Negative VTO denotes a depletion transistor (for both NJF and PJF), while positive VTO denotes an enhancement transistor.	Volt	-2.0

<b>W</b>	FET gate width	Meter	0.0
<b>WDEL</b>	Difference between drawn width and actual or optical device width	Meter	0.0

### Materka MESFET Model Netlist Example

```
.MODEL mesfet8 NJF LEVEL=8
+ idss=0.0649003 alpha1=1.5 gamma=-0.0306278
+ vto=.210228 is=5e-20
+ cgs=1e-15 cgd=2e-16 pb=0.8 fc=0.5 kf=0
+ rd=1.85195 rs=0.899101 rg=5 af=1
```

## GaAsFET Instance, Curtice3 Model (Level 9)



### Curtice3 GaAsFET Instance Netlist Syntax

The syntax for a Level 9 Curtice3 model GaAsFET instance is:

```
Jxxxx nd ng ns [nb] modelname
[AREA= val] [M=val] [TEMP=val] [DTEMP=val]
```

*nd* is the drain node, *ng* is the gate node, *ns* is the source node and *nb* is the base or substrate node of the transistor. The *modelname* is the name of a Level 8 MESFET model defined in a .MODEL statement elsewhere in the netlist.

Levels 1, 2, 3, 7, 8, and 9 of JFETs, MESFETs and GaAsFETs use the same instance parameters. See "[JFET Instance, SPICE Model \(Level 1\)](#)" on page 10-2..

**Table 39: Level 9 Curtice3 GaAsFET Instance Parameters**

Model	Description	Unit	Default
-------	-------------	------	---------

Parameter			
<b>AREA</b>	Area multiplier	None	1.0
<b>M</b>	Multiplier for parallel devices	None	1.0
<b>TEMP</b>	Device temperature	°C	None
<b>DTEMP</b>	Difference between device temperature and circuit temperature	°C	None

### Curtice3 GaAsFET Instance Netlist Examples

```
J2 12 VCC 0 gaasfet9
```

## GaAsFET Curtice3 Model (Level 9)

The .MODEL statement for the Level 9 Curtice3 Cubic GaAsFET models specifies values for one or more model parameters.

```
.MODEL modelname NJF LEVEL=9 [modelparameter=val] ...
```

or

```
.MODEL modelname PJF LEVEL=9 [modelparameter=val] ...
```

**LEVEL=9** specifies the Curtice3 GaAsFET model.

**Table 40: Level 9 Curtice3 GaAsFET Model Parameters**

Model Parameter	Description	Unit	Default
<b>LEVEL</b>	9 is required to select the Curtice3 GaAsFET model	None	1 (default if LEVEL parameter is omitted)
<b>BETATCE</b>	Beta temperature coefficient for TriQuint model		0.0
<b>CDS</b>	Drain to source capacitance	Farad	0.0
<b>CGD</b>	Zero-bias gate-drain junction capacitance	Farad	0.0
<b>CGS</b>	Zero-bias gate-source junction capacitance	Farad	0.0
<b>EG</b>	Energy gap for gate-to-drain and gate-to-source diodes at 0.0K	e-V	1.11
<b>FC</b>	Coefficient for forward-bias depletion capacitance formulas'		0.5


<b>IS</b>	Leakage saturation current	Ampere	1.0e-14
<b>N</b>	Gate diode emission coefficient	None	1.0
<b>RD</b>	Drain ohmic resistance	Ohm	0.0
<b>RG</b>	Gate ohmic resistance	Ohm	0.0
<b>RS</b>	Source ohmic resistance	Ohm	0.0
<b>VTOTC</b>	Temperature compensation coefficient for VTO		0.0
<b>TNOM</b>	Nominal circuit temperature	°C	25.0
<b>VBI</b>	Built-in gate diode voltage	Volt	0.85
<b>VTO</b>	Threshold voltage	Volt	Not used if not defined
<b>XTI</b>	Saturation current temperature coefficient		3.0
<b>IDSMOD</b>	IDS model selector	None	2.0
<b>TAU</b>	Transit time under the gate	Second	0.0
<b>IDSTC</b>	I <sub>ds</sub> temperature coefficient		0.0
<b>RF</b>	Gate-source effective forward-bias resistance	Ohm	0.0
<b>GSCAP</b>	Gate-source capacitance model selector 0=None, 1=Linear, 2=Junction, 3=Statz charge, 5=Statz cap	None	1
<b>RGD</b>	Gate-drain resistance	Ohm	0.0
<b>GDCAP</b>	Gate-drain capacitance model selector 0=None, 1=Linear, 2=Junction, 3=Statz charge, 5=Statz cap	None	1
<b>LG</b>	Gate inductance	Henry	0.0
<b>LD</b>	Drain inductance	Henry	0.0
<b>LS</b>	Source inductance	Henry	0.0
<b>CRF</b>	With RDS, models frequency-dependent output conductance		0.0
<b>GSFWD</b>	0=None, 1=Linear, 2=Diode		1.0
<b>GSREV</b>	0=None, 1=Linear, 2=Diode		1.0
<b>GDFWD</b>	0=None, 1=Linear, 2=Diode		1.0
<b>GDREV</b>	0=None, 1=Linear, 2=Diode		1.0
<b>R1</b>	Approximate breakdown resistance	Ohm	0.0
<b>R2</b>	Resistance relating breakdown voltage to channel current	Ohm	0.0
<b>VBR</b>	Gate-drain junction reverse bias breakdown voltage (gate-source junction reverse bias breakdown	Volt	1e100

	voltage with $V_{ds} < 0$ )		
<b>VJR</b>	Breakdown junction potential	Volt	0.025
<b>IR</b>	Gate reverse saturation current	Ampere	1.0e-14
<b>IMAX</b>	Explosion current	Ampere	1.0
<b>IMELT</b>		Ampere	1.0
<b>FNC</b>	Flicker noise corner frequency	Hz	0.0
<b>R</b>	Gate noise coefficient		0.5
<b>P</b>	Drain noise coefficient		1.0
<b>C</b>	Gate-drain noise correlation coefficient	None	0.9
<b>BETA2</b>	Coefficient for pinch-off change with respect to $V_{ds}$		1.0e-4
<b>RDS0</b>	DC conductance at $V_{gs}=0$		0.0
<b>VOU0</b>	Output voltage at which A0, A1, A2, and A3 are evaluated	Volt	0.0
<b>VDSDC</b>	$V_{ds}$ at RDS0 measured bias	Volt	0.0
<b>GAMMA</b>	Current saturation		2.0
<b>A0</b>	Cubic polynomial $I_{ds}$ equation coefficient 1		0.0
<b>A1</b>	Cubic polynomial $I_{ds}$ equation coefficient 2		0.0
<b>A2</b>	Cubic polynomial $I_{ds}$ equation coefficient 3		0.0
<b>A3</b>	Cubic polynomial $I_{ds}$ equation coefficient 4		0.0
<b>RIN</b>	Channel resistance	Ohm	0.0
<b>A5</b>	Time delay proportionality constant for $V_{ds}$		0.0
<b>KF</b>	Flicker noise coefficient		0.0
<b>AF</b>	Flicker noise exponent		1.0
<b>FFE</b>	Flicker noise exponent		1.0
<b>RDS</b>	Additional output resistance for RF operation	Ohm	0.0

### Curtice 3 GaAsFET Model Netlist Example

```
.MODEL gaasfet9 NJF LEVEL=9
```

## MESFET Instance, EEHEMT Model (Level 15)



### EEHEMT Instance Netlist Syntax

The syntax for a Level 15 High-Energy Mobility Transistor (EEHEMT) instance is:

```
Jxxxx nd ng ns [nb] modelname
[UGW=val] [M=val] [N=val]
```

*nd* is the drain node, *ng* is the gate node, and *ns* is the source node of the transistor. The *modelname* is the name of a Level 15 EEHEMT model defined in a .MODEL statement elsewhere in the netlist.

**Table 41: Level 2 JFET Model Parameters**

Model Parameter	Description	Unit	Default
<b>UGW</b>	Instance gate width	Meter	10e-6
<b>N</b>	Number of instances (gate fingers)	None	1.0
<b>M</b>	Number of parallel transistor instances	None	1.0

**Note:** The instance parameter UGW overrides the model parameter UGW in setting the gate width.

The instance parameter N sets the number of instances, and does not override the model parameter N (gate diode emission coefficient).

### EEHEMT Instance Netlist Examples

```
J15 12 VCC 0 eeheMT15
```



## EEHEMT Model (Level 15)

The `.MODEL` statement for the Level 15 High-Energy Mobility Transistor (EEHEMT) model specifies values for one or more model parameters.

```
.MODEL modelname NJF LEVEL=15 [modelparameter=val] ...
```

or

```
.MODEL modelname PJF LEVEL=15 [modelparameter=val] ...
```

**LEVEL=15** specifies the EEHEMT model.

**Table 42: Level 15 EEHEMT Basic Model Parameters**

Model Parameter	Description	Unit	Default
<b>LEVEL</b>	15 is required to select the EEHEMT model	None	1 (default if LEVEL parameter is omitted)
<b>KMOD</b>	Model version	None	1.0
<b>KVER</b>	Model version	None	1.0
<b>ALPHA</b>	Fitting parameter	Volt	0.5
<b>C11o</b>	C11 at saturation	Farad	1e-12
<b>C11th</b>	C11 below threshold	Farad	1e-15
<b>C12sat</b>	C12 at saturation	Farad	30e-15
<b>CBS</b>	Body-source capacitance	Farad	1e-15
<b>CDSO</b>	Drain-source capacitance	Farad	40e-15
<b>CGDSAT</b>	Gate-drain capacitance at saturation	Farad	20e-15
<b>DELTDS</b>	Gate charge partition parameter	Volt	0.4
<b>DELTGM</b>	Slope of transconductance dropoff	Siemens/Volt	0.15
<b>DELTGMAC</b>	AC slope of transconductance dropoff	Siemens/Volt	0.15
<b>DELTGS</b>	Gate charge partition parameter	Volt	0.35
<b>GAMMA</b>	Body effect parameter	Volt <sup>-1</sup>	0.001
<b>GAMMAAC</b>	AC body effect parameter	Second	0.001
<b>GDBM</b>	Drain-to-body conductance	Siemens	35e-6
<b>GMMAX</b>	Maximum transconductance	Siemens	0.25
<b>GMMAXAC</b>	Maximum transconductance	Siemens	0.25

<b>IDSOC</b>	Gate diode breakdown fitting parameter	Ampere	1.0
<b>IS</b>	Gate diode current	Ampere	15.0e-12
<b>KAPA</b>	Output conductance parameter	Volt <sup>-1</sup>	0.025
<b>KAPAAC</b>	Output conductance parameter	Volt <sup>-1</sup>	0.025
<b>KBK</b>	Gate diode breakdown constant	None	0.008119
<b>KDB</b>	Drain-body current parameter	None	88.8e-15
<b>LAMBDA</b>	Gate charge fitting parameter	Volt <sup>-1</sup>	0.035
<b>MU</b>	Fitting parameter	None	1.332e-10
<b>N</b>	Gate diode emission coefficient	None	1.5
<b>NBR</b>	Gate diode breakdown emission coefficient	None	5
<b>NGF</b>	Number of gate fingers	None	1
<b>PEFF</b>	Self-heating parameter	Watt	0.4
<b>PEFFAC</b>	Self-heating parameter	Watt	0.4
<b>RD</b>	Extrinsic drain resistance	Ohm	2.0
<b>RDB</b>	Drain-body resistance	Ohm	1.0e9
<b>RG</b>	Gate resistance	Ohm	2.0
<b>RID</b>	Intrinsic drain resistance	Ohm	0.1
<b>RIS</b>	Intrinsic source resistance	Ohm	6.0
<b>RS</b>	Extrinsic source resistance	Ohm	2.0
<b>TAU</b>	Delay of drain-source current	Second	8.3e-12
<b>UGW</b>	Unit gate width model	Meter	10e-6
<b>VBA</b>	Voltage defining area of operation	Volt	0.2
<b>VBC</b>	Voltage defining area of operation	Volt	0.44
<b>VBR</b>	Gate diode breakdown voltage	Volt	0.008119
<b>VCH</b>	Voltage at which output conductance is set by kappa	Volt	7.329
<b>VCO</b>	Start voltage of transconductance compression	Volt	1.3
<b>VDELTA</b>	Not used	Volt	0.1
<b>VDELTAAC</b>	Not used	Volt	0.1
<b>VDSM</b>	Fitting parameter for drain-body current	Volt	10
<b>VDSO</b>	Voltage at which the drain-source model collapses to a single voltage dependency in	Volt	2.0

	Vgs		
<b>VGO</b>	Vgs of peak transconductance	Volt	0.65
<b>VINFL</b>	Threshold voltage in charge model	Volt	0.44
<b>VSAT</b>	Saturation voltage	Volt	0.45
<b>VTO</b>	Threshold voltage	Volt	0.1
<b>VTOAC</b>	Threshold voltage in AC	Volt	0.1
<b>VTSO</b>	Subthreshold onset voltage	Volt	-10
<b>VTSOAC</b>	Subthreshold onset voltage	Volt	-10

**Note:** The instance parameter UGW overrides the model parameter UGW in setting the gate width.

The instance parameter N sets the number of instances, and does not override the model parameter N (gate diode emission coefficient).


**Table 43: Level 15 EEHEMT Temperature Model Parameters**

Model Parameter	Description	Unit	Default
<b>RGTC</b>	Linear temperature coefficient for RG		0.0
<b>RDC</b>	Linear temperature coefficient for RD		0.0
<b>RSTC</b>	Linear temperature coefficient for RS		0.0
<b>VTOTC</b>	Linear temperature coefficient for VTO		0.0
<b>GMMAXTC</b>	Linear temperature coefficient for GMMAX		0.0
<b>XTI</b>	Saturation current temperature coefficient		3.0
<b>VINFLTC</b>	Linear temperature coefficient for VINFL		0.0
<b>GAMMATC</b>	Linear temperature coefficient for GAMMA		0.0
<b>VTOACTC</b>	Linear temperature coefficient for VTOAC		0.0
<b>GMMAXACTC</b>	Linear temperature coefficient for GMMAXAC		0.0
<b>GAMMAACTC</b>	Linear temperature coefficient for GAMMAAC		0.0
<b>TNOM</b>	Nominal temperature coefficient for RG	°C	25.0

### EEHEMT Model Netlist Example

```
.MODEL eeheemt15 NJF LEVEL=15
```

## PSFET Instance, Parker-Skellern Model (Level 18)



### PSFET Instance Netlist Syntax

The syntax for a Level 18 Parker-Skellern Model Transistor (PSFET) instance is:

```
Jxxxx nd ng ns modelname [M=val]
```

*nd* is the drain node, *ng* is the gate node, and *ns* is the source node of the transistor. The *modelname* is the name of a Level 18 Parker-Skellern model defined in a .MODEL statement elsewhere in the netlist.

**Table 44: Level 18 PSFET Instance Parameters**

Model Parameter	Description	Unit	Default
<b>M</b>	Number of parallel transistor instances	None	1.0

### PSFET Instance Netlist Examples

```
J15 12 VCC 0 psfet18
```

## Parker-Skellern PSFET Model (Level 18)

The .MODEL statement for the Level 18 Parker-Skellern PSFET Transistor model specifies values for one or more model parameters.

```
.MODEL modelname NJF LEVEL=18 [modelparameter=val] ... ]
```

or

```
.MODEL modelname PJF LEVEL=18 [modelparameter=val ... ]
```

**LEVEL=18** specifies the Parker-Skellern PSFET model.

**Table 45: Level 18 PSFET Basic Model Parameters**


<b>Model Parameter</b>	<b>Description</b>	<b>Unit</b>	<b>Default</b>
<b>LEVEL</b>	18 is required to select the Parker-Skellern PSFET model	None	1 (default if LEVEL parameter is omitted)
<b>ACGAM</b>	Capacitance modulation parameter	None	0.0
<b>BETA</b>	Linear region transconductance scale factor	None	1e-4
<b>CGD</b>	Zero-bias gate-drain capacitance	Farad	0.0
<b>CGS</b>	Zero-bias gate-source capacitance	Farad	0.0
<b>DELTA</b>	Thermal reduction coefficient	1/Watt	0.0
<b>FC</b>	Forward-bias capacitance parameter	None	0.5
<b>HFETA</b>	High-frequency Vgs feedback parameter	None	0.0
<b>HFE1</b>	HFETA modulation by Vgd	1/Volt	0.0
<b>HFE2</b>	HFETA modulation by Vgs	1/Volt	0.0
<b>HFGAM</b>	High-frequency Vgd feedback parameter	None	0.0
<b>HFG1</b>	HFGAM modulation by Vsg	1/Volt	0.0
<b>HFG2</b>	HFGAM modulation by Vdg	1/Volt	0.0
<b>IBD</b>	Gate-junction breakdown current	Ampere	0.0
<b>IS</b>	Gate-junction saturation current	Ampere	1.0e-14
<b>LFGAM</b>	Low-frequency Vgd feedback parameter	None	0.0
<b>LFG1</b>	LFGAM modulation by Vsg	1/Volt	0.0
<b>LFG2</b>	LFGAM modulation by Vdg	1/Volt	0.0
<b>MVST</b>	Subthreshold modulation	1/Volt	0.0
<b>N</b>	Gate-junction ideality factor	None	1.0
<b>P</b>	Linear region power law exponent	None	2.0
<b>Q</b>	Saturated region power law exponent	None	2.0
<b>RS</b>	Source ohmic resistance	Ohm	0.0
<b>RD</b>	Drain ohmic resistance	Ohm	0.0
<b>TAUD</b>	Relaxation time for thermal reduction	Second	0.0
<b>TAUG</b>	Relaxation time for gamma feedback	Second	0.0
<b>VBD</b>	Gate-junction breakdown potential	Volt	1.0
<b>VBI</b>	Gate-junction potential	Volt	1.0

<b>VST</b>	Subthreshold potential	Volt	0.0
<b>VTO</b>	Subthreshold voltage	Volt	-2.0
<b>XC</b>	Capacitance pinchoff reduction factor	None	0.0
<b>XI</b>	Saturation-knee potential factor	None	1000.0
<b>Z</b>	Knee transition parameter	None	0.5
<b>RG</b>	Gate ohmic resistance	Ohm	0.0
<b>LG</b>	Gate inductance	Henry	0.0
<b>LS</b>	Source inductance	Henry	0.0
<b>LD</b>	Drain inductance	Henry	0.0
<b>CDSS</b>	Fixed drain-source capacitance	Farad	0.0
<b>AFAC</b>	Gate width scale factor	None	1.0
<b>NFING</b>	Number of gate fingers scale factor	None	1.0
<b>TNOM</b>	Nominal temperature	°K	300
<b>TEMP</b>	Temperature	°K	300

### PSFET Model Netlist Example

```
.MODEL psfet18 NJF LEVEL=18
```

## GaAsFET Instance, Angelov-Chalmers Model (Level 19)



### GaAsFET Instance Netlist Syntax

The syntax for a Level 19 Angelov-Chalmers Gallium Arsenide Field-Effect Transistor (GaAsFET) instance is:

```
Jxxxx nd ng ns modelname M=val
```

*nd* is the drain node, *ng* is the gate node, and *ns* is the source node of the transistor. The *modelname* is the name of a Level 19 GaAsFET model defined in a .MODEL statement elsewhere in the netlist.

Parameter **M** is a multiplier for multiple parallel transistors (default 1.0).

### GaAsFET Instance Netlist Example

```
J15 12 VCC 0 gaasfet15
```

## GaAsFET Model, Angelov-Chalmers (Level 19)

The .MODEL statement for the Level 19 Angelov-Chalmers Gallium Arsenide Field-Effect Transistor (GaAsFET) model specifies values for one or more model parameters.

```
.MODELmodelname NJF LEVEL=19 [modelparameter=val] ...
```

or

```
.MODELmodelname PJF LEVEL=19 [modelparameter=val] ...
```

**LEVEL=19** specifies the Angelov-Chalmers GaAsFET model.

**Table 46: Level 19 GaAsFET Model Parameters**

Model Parameter	Description	Unit	Default
<b>LEVEL</b>	19 is required to select the Angelov-Chalmers GaAsFET model	None	1 (default if LEVEL parameter is omitted)
<b>ALPHR</b>	Ids calculation parameter	None	0.619601
<b>ALPHS</b>	Ids calculation parameter	None	1.0e-7
<b>B1</b>	P1 coefficient, unsaturated	None	0.505595
<b>B2</b>	P2 coefficient, unsaturated	None	0.536229
<b>CDS0</b>	Capacitance from drain to source	Farad	0.07678
<b>CDSW</b>	Drain-source capacitance	Henry	1.0e-19
<b>CGD0</b>	Capacitance from gate to drain	Farad	7.646539e-12
<b>CGDP</b>	Pinch-off capacitance from gate to drain	Farad	0.137838e-12
<b>CGEXT</b>	External gate capacitance	Farad	0.08e-12
<b>CGS0</b>	Capacitance from gate to source	Farad	0.5848117e-12
<b>CGSP</b>	Pinch-off capacitance from gate to source	Farad	0.4379102e-12
<b>CPD</b>	Parasitic drain capacitance	Farad	1.0e-19

<b>CPG</b>	Parasitic gate capacitance	Farad	1.0e-19
<b>CRF</b>	Capacitance for calculating frequency-dependent output conductance	Farad	4.0e-7
<b>CDEXT</b>	External drain capacitance	Farad	0.13e-12
<b>I0</b>	Saturation current per unit area	Amp	0.00065e-3
<b>IPK</b>	Peak transconductance current	Amp	0.198032
<b>L</b>	Inductance, source to drain	Henry	1.0
<b>LAMBDA</b>	Modulation parameter for channel length	None	0.0193209
<b>LD</b>	Drain inductance	Henry	1.0e-16
<b>LDEXT</b>	External drain inductance	Henry	0.085e-9
<b>LG</b>	Gate inductance	Henry	1.0e-16
<b>LGEXT</b>	External gate inductance	Henry	0.09e-9
<b>LS</b>	Source inductance	Henry	0.007e-9
<b>N</b>	Emission coefficient	None	4.1
<b>P1</b>	Channel current polynomial coefficient	None	0.524204
<b>P10</b>	Capacitance polynomial coefficient	Farad	10.37095
<b>P11</b>	Capacitance polynomial coefficient	Farad	2.652327
<b>P2</b>	Channel current polynomial coefficient	None	-0.0005232
<b>P20</b>	Capacitance polynomial coefficient	Farad	0.331596
<b>P21</b>	Capacitance polynomial coefficient	Farad	-0.0024284
<b>P3</b>	Channel current polynomial coefficient	None	0.1411908
<b>P30</b>	Capacitance polynomial coefficient	Farad	-0.105783
<b>P31</b>	Capacitance polynomial coefficient	Farad	0.048553
<b>P40</b>	Capacitance polynomial coefficient	Farad	-0.875367
<b>P41</b>	Capacitance polynomial coefficient	Farad	0.201137
<b>P110</b>	Capacitance polynomial coefficient	Farad	2.822948
<b>P111</b>	Capacitance polynomial coefficient	Farad	1.383106
<b>RCW</b>			1.0e5
<b>RD</b>	Drain resistance	Ohm	2.0
<b>RG</b>	Gate resistance	Ohm	0.8
<b>RGD</b>	Gate-drain resistance	Ohm	0.1
<b>RI</b>	Gate-source resistance	Ohm	1.29




<b>RS</b>	Source resistance	Ohm	1.6
<b>TAU</b>	Time delay	Sec	0.004038e-9
<b>VPK0</b>	Peak voltage parameter	Volt	-1.964205
<b>VPKS</b>	Peak transconductance gate voltage	Volt	1.0e-7
<b>VT</b>	Threshold voltage	Volt	0.025
<b>WG</b>			1000.0

### GaAsFET Model Netlist Example

```
.MODEL gaasfet15 NJF LEVEL=19
```

### GaAsFET Instance, Curtice2 Model (Level 21)



### Curtice2 GaAsFET Instance Netlist Syntax

The syntax for a Level 21 Curtice2 Gallium Arsenide Field-Effect Transistor instance is:

```
Jxxxx nd ng ns modelname [AREA=val] [TEMP=val] [DTEMP=val]  
[M=val]
```

*nd* is the drain node, *ng* is the gate node, and *ns* is the source node of the transistor. The *modelname* is the name of a Level 21 GaAsFET model defined in a .MODEL statement.

**Table 47: Level 21 GaAsFET Instance Parameters**

Parameter	Description	Unit	Default
<b>AREA</b>	Area multiplier	None	1.0
<b>M</b>	Multiplier for multiple parallel devices	None	1.0
<b>TEMP</b>	Device temperature	°C	Circuit temperature

<b>DTEMP</b>	Temperature difference between device and circuit	°C	0.0
--------------	---	----	-----

### Curtice2 GaAsFET Instance Netlist Example

```
J15 12 VCC 0 gaasfet21 area=1.1
```

## GaAsFET Model, Curtice2 (Level 21)

The .MODEL statement for the Level 21 Curtice2 Gallium Arsenide Field-Effect Transistor model specifies values for one or more model parameters.

```
.MODEL modelname NJF LEVEL=21 [modelparameter=val] ...
```

or

```
.MODEL modelname PJF LEVEL=21 [modelparameter=val] ...
```

LEVEL=21 specifies the Curtice2 GaAsFET model.

**Table 48: Level 21 GaAsFET Model Parameters**

Model Parameter	Description	Unit	Default
<b>LEVEL</b>	21 is required to select the Curtice2 GaAsFET model	None	1 (default if LEVEL parameter is omitted)
<b>AF</b>	Flicker noise exponent	None	1.0
<b>ALPHA</b>	Saturation factor	None	2.0
<b>BETA</b>	Transconductance coefficient	None	1.0e-4
<b>BETATCE</b>	Beta temperature coefficient for Triquint models	None	0.0
<b>CDS</b>	Drain to source capacitance	Farad	0.0
<b>CGD</b>	Zero-bias gate-drain junction capacitance	Farad	0.0
<b>CGS</b>	Zero-bias gate-source junction capacitance	Farad	0.0
<b>EG</b>	Energy gap for gate-to-drain and gate-to-source diode at 0.0 K		1.11
<b>FC</b>	Coefficient for forward-bias depletion capacitance formulas		0.5
<b>IS</b>	Leakage saturation current	Amp	1.0e-14


<b>KF</b>	Flicker noise coefficient	None	0.0
<b>LAMBDA</b>	Channel length modulation		0.0
<b>N</b>	Gate diode emission coefficient	None	1.0
<b>RD</b>	Drain ohmic resistance	Ohm	0.0
<b>RG</b>	Gate ohmic resistance	Ohm	0.0
<b>RS</b>	Source ohmic resistance	Ohm	0.0
<b>VTOTC</b>	Temperature compensation coefficient for VTO		0.0
<b>TNOM</b>	Nominal temperature	°C	25
<b>VBI</b>	Gate diode built-in voltage	Volt	0.85
<b>VTO</b>	Threshold voltage	Volt	-2.0
<b>XTI</b>	Saturation current temperature exponent		3.0
<b>IDSMOD</b>	IDS model	None	2.0
<b>TAU</b>	Transit time under the gate	Second	0.0
<b>IDSTC</b>	Ids temperature coefficient		0.0
<b>RIN</b>	Channel resistance	Ohm	0.0
<b>RF</b>	Gate-source effective forward-bias resistance	Ohm	0.0
<b>GSCAP</b>	Gate-source capacitance model 0 = None 1 = Linear 2 = Junction 3 = Statz charge 5 = Statz capacitance	None	1
<b>RGD</b>	Gate-drain resistance	Ohm	0.0
<b>GDCAP</b>	Gate-drain capacitance model 0 = None 1 = Linear 2 = Junction 3 = Statz charge 5 = Statz capacitance	None	1
<b>LD</b>	Drain inductance	Henry	0.0

<b>LG</b>	Gate inductance	Henry	0.0
<b>LS</b>	Source inductance	Henry	0.0
<b>CRF</b>	With RDS, frequency-dependent output conductance	Siemens	0.0
<b>GSFWD</b>		None	1.0
<b>GSREV</b>		None	2.0
<b>GDFWD</b>		None	1.0
<b>GDREV</b>		None	2.0
<b>R1</b>	Approximate breakdown resistance	Ohm	0.0
<b>R2</b>	Resistance relating breakdown voltage to channel current	Ohm	0.0
<b>VBR</b>	Gate-drain junction reverse-bias breakdown voltage (gate-source junction reverse-bias breakdown voltage with $V_{ds} < 0$ )	Volt	1.0e100
<b>VJR</b>	Breakdown junction potential	Volt	0.025
<b>IR</b>	Gate reverse saturation current	Ampere	1.0e-14
<b>IMAX</b>	Explosion current	Ampere	1.0
<b>IMELT</b>		Ampere	1.0
<b>FNC</b>	Flicker noise corner frequency	Hertz	0.0
<b>R</b>	Gate noise coefficient		0.5
<b>P</b>	Gate noise coefficient		1.0
<b>C</b>	Gate noise coefficient		0.9
<b>FFE</b>	Flicker noise exponent	None	1.0
<b>RC</b>	Used with CRF to model frequency dependence output		0.0

### Level 21 GaAsFET Model Netlist Example

```
.MODEL mesfet21 NJF LEVEL=21
```

## GaAsFET Instance, Curtice2 Advanced Model (Level 22)



### Curtice2 Advanced GaAsFET Instance Netlist Syntax

The syntax for a Level 22 Curtice2 Advanced Gallium Arsenide Field-Effect Transistor instance is:

```
Jxxxx nd ng ns modelname [AREA=val] [TEMP=val] [DTEMP=val]
[M=val]
```

*nd* is the drain node, *ng* is the gate node, and *ns* is the source node of the transistor. The *modelname* is the name of a Level 22 GaAsFET model defined in a .MODEL statement.

**Table 49: Level 22 GaAsFET Instance Parameters**

Parameter	Description	Unit	Default
<b>AREA</b>	Area multiplier	None'	1.0
<b>M</b>	Multiplier for multiple parallel devices	None	1.0
<b>TEMP</b>	Device temperature	°C	Circuit temperature
<b>DTEMP</b>	Temperature difference between device and circuit	°C	0.0

### Curtice2 Advanced GaAsFET Instance Netlist Example

```
J15 12 VCC 0 gaasfet22 area=1.1
```

## GaAsFET Model, Curtice2 Advanced (Level 22)

The .MODEL statement for the Level 21 Curtice2 Gallium Arsenide Field-Effect Transistor model specifies values for one or more model parameters.

```
.MODEL modelname NJF LEVEL=22 [modelparameter=val] ...
```

or

```
.MODEL modelname PJF LEVEL=22 [modelparameter=val] ...
```

LEVEL=22 specifies the Curtice2 Advanced GaAsFET model.

**Table 50: Level 22 GaAsFET Model Parameters**

Model Parameter	Description	Unit	Default
<b>LEVEL</b>	22 is required to select the Curtice2 Advanced GaAsFET model	None	1 (default if LEVEL parameter is omitted)
<b>ALPHA</b>	Saturation factor	None	2.0
<b>BETA</b>	Transconductance coefficient	None	1.0e-4
<b>BETATCE</b>	Beta temperature coefficient for Triquint models	None	0.0
<b>CDS</b>	Drain to source capacitance	Farad	0.0
<b>CGD</b>	Zero-bias gate-drain junction capacitance	Farad	0.0
<b>CGS</b>	Zero-bias gate-source junction capacitance	Farad	0.0
<b>EG</b>	Energy gap for gate-to-drain and gate-to-source diode at 0.0 K		1.11
<b>FC</b>	Coefficient for forward-bias depletion capacitance formulas		0.5
<b>GAMDS</b>	Drain voltage induced threshold voltage lowering coefficient		-0.01
<b>IS</b>	Leakage saturation current	Amp	1.0e-14
<b>KF</b>	Flicker noise coefficient	None	0.0
<b>LAMBDA</b>	Channel length modulation		0.0
<b>N</b>	Gate diode emission coefficient	None	1.0
<b>RD</b>	Drain ohmic resistance	Ohm	0.0
<b>RG</b>	Gate ohmic resistance	Ohm	0.0
<b>RS</b>	Source ohmic resistance	Ohm	0.0
<b>VTOTC</b>	Temperature compensation coefficient for VTO		0.0
<b>TNOM</b>	Nominal temperature	°C	25
<b>UCRIT</b>	Critical field for mobility degradation		0.0
<b>VBI</b>	Gate diode built-in voltage	Volt	0.85
<b>VGEXP</b>	Gate voltage exponent		2.0


<b>VTO</b>	Threshold voltage	Volt	-2.0
<b>XTI</b>	Saturation current temperature exponent		3.0
<b>IDSMOD</b>	IDS model	None	2.0
<b>TAU</b>	Transit time under the gate	Second	0.0
<b>IDSTC</b>	I <sub>ds</sub> temperature coefficient		0.0
<b>RF</b>	Gate-source effective forward-bias resistance	Ohm	0.0
<b>GSCAP</b>	Gate-source capacitance model 0 = None 1 = Linear 2 = Junction 3 = Statz charge 5 = Statz capacitance	None	1
<b>RGD</b>	Gate-drain resistance	Ohm	0.0
<b>GDCAP</b>	Gate-drain capacitance model 0 = None 1 = Linear 2 = Junction 3 = Statz charge 5 = Statz capacitance	None	1
<b>LD</b>	Drain inductance	Henry	0.0
<b>LG</b>	Gate inductance	Henry	0.0
<b>LS</b>	Source inductance	Henry	0.0
<b>CRF</b>	With R <sub>DS</sub> , frequency-dependent output conductance	Siemens	0.0
<b>GSFWD</b>		None	1.0
<b>GSREV</b>		None	2.0
<b>GDFWD</b>		None	1.0
<b>GDREV</b>		None	2.0
<b>R1</b>	Approximate breakdown resistance	Ohm	0.0
<b>R2</b>	Resistance relating breakdown voltage to channel current	Ohm	0.0

<b>VBR</b>	Gate-drain junction reverse-bias breakdown voltage (gate-source junction reverse-bias breakdown voltage with $V_{ds} < 0$ )	Volt	1.0e100
<b>VJR</b>	Breakdown junction potential	Volt	0.025
<b>IR</b>	Gate reverse saturation current	Ampere	1.0e-14
<b>IMAX</b>	Explosion current	Ampere	1.0
<b>IMELT</b>		Ampere	1.0
<b>FNC</b>	Flicker noise corner frequency	Hertz	0.0
<b>R</b>	Gate noise coefficient		0.5
<b>P</b>	Gate noise coefficient		1.0
<b>C</b>	Gate noise coefficient		0.9
<b>RC</b>	Used with CRF to model frequency dependence output		0.0
<b>RGS</b>	Gate-source resistance	Ohm	0.0

### Level 22 GaAsFET Model Netlist Example

```
.MODEL gaasfet22 NJF LEVEL=22
```

## GaAsFET Instance, Angelov-Chalmers Model (Level 23)



### GaAsFET Instance Netlist Syntax

The syntax for a Level 23 Angelov-Chalmers Gallium Arsenide Field-Effect Transistor (GaAsFET) instance is:



```
Jxxxx nd ng ns modelname [M=val] [SELFT=val] [TRISE=val]
[TEMP=val]
```

*nd* is the drain node, *ng* is the gate node, and *ns* is the source node of the transistor. The *modelname* is the name of a Level 23 GaAsFET model defined in a .MODEL statement elsewhere in the netlist.

**Table 49: Level 22 GaAsFET Instance Parameters**

Parameter	Description	Unit	Default
<b>M</b>	Multiplier for multiple parallel devices	None	1.0
<b>SELFT</b>	Flag for self-heating	None	0
<b>TEMP</b>	Device temperature	°C	Circuit temperature
<b>TRISE</b>	Temperature difference between device and tnom	°C	0.0

### GaAsFET Instance Netlist Example

```
J15 12 VCC 0 gaasfet23
```

## GaAsFET Model, Angelov-Chalmers (Level 23)

The .MODEL statement for the Level 23 Angelov-Chalmers Gallium Arsenide Field-Effect Transistor (GaAsFET) model specifies values for one or more model parameters.

```
.MODEL modelname NJF LEVEL=23 [modelparameter=val] ...
```

or

```
.MODEL modelname PJF LEVEL=23 [modelparameter=val] Pelosi is calling for
the 25] ...
```

**LEVEL=19** specifies the Angelov-Chalmers GaAsFET model.

**Table 46: Level 23 GaAsFET Model Parameters**

Model Parameter	Description	Unit	Default
<b>LEVEL</b>	23 is required to select the Angelov-Chalmers GaAsFET model	None	23
<b>AF</b>	flicker noise exponent	None	1.0
<b>ALPHR</b>	Saturation parameter Alpha R	None	0.1
<b>ALPHS</b>	Saturation parameter Alpha	None	1.0
<b>B1</b>	Unsaturated coefficient B1 for P1	None	0.0
<b>B2</b>	Saturated coefficient B2 for P1	None	3.0

<b>CAPMOD</b>	Capacitance model selector: 0=linear, 1=bias-dependent capacitances, 2=charge	None	2.0
<b>CDS</b>	Zero-bias capacitance from drain to source	Farad	c
<b>CGD0</b>	Capacitance from gate to drain	Farad	0.0
<b>CGDPE</b>	External capacitance from gate to drain	Farad	0.0
<b>CGDPI</b>	Pinch-off capacitance from gate to drain	Farad	0.0
<b>CGS0</b>	Capacitance from gate to source	Farad	0.0
<b>CGSPI</b>	Pinch-off capacitance from gate to source	Farad	0.0
<b>CRF</b>	Capacitance for calculating frequency-dependent output conductance	Farad	0.0
<b>CRFIN</b>	Capacitance for frequency-dependent input conductance	Farad	0.0
<b>CTH</b>	Thermal capacitance	Farad	0.0
<b>DVPKS</b>	Delta gate voltage at peak GM	Volt	0.2
<b>FFE</b>	Flicker noise parameter	None	1.0
<b>FGR</b>	G-R frequency corner	Hertz	60.0e3
<b>FNC</b>	Noise corner frequency	Hertz	0.0
<b>IDSMOD</b>	IDS current model	None	0.0
<b>IGMOD</b>	Select gate diode model	None	0.0
<b>IJ</b>	Gate forward saturation current	Amp	0.00005
<b>IPK0</b>	Current for maximum transconductance	Amp	0.05
<b>KF</b>	Flicker noise coefficient	None	0.0
<b>KLF</b>	Flicker noise exponent	None	1.0e14
<b>LAMBDA</b>	Channel length modulation	None	0.0
<b>LAMBDA1</b>	Channel length modulation	None	0.0
<b>LD</b>	Drain ohmic inductance	Henry	0.0
<b>LG</b>	Gate ohmic inductance	Henry	0.0
<b>LS</b>	Source ohmic inductance	Henry	0.0
<b>LSB0</b>	Soft breakdown voltage	None	0.0
<b>LVG</b>	Channel length modulation coefficient	None	0.0
<b>LW</b>	Effective gate noise width	mm	0.1
<b>NE</b>	Gate p-n emission coefficient	None	0.0


<b>NOISEC</b>	Gate-drain noise coefficient	None	0.9
<b>NOISEP</b>	Gate noise coefficient	None	1.0
<b>NOISER</b>	Gate noise coefficient	None	0.5
<b>NP</b>	Flicker noise freq exponant	None	0.3
<b>P1</b>	Polynomial coefficient P1 for channel current	None	1.0
<b>P10</b>	Polynomial coefficient for capacitance	Farad	0.0
<b>P11</b>	Polynomial coefficient for capacitance	Farad	1.0
<b>P2</b>	Polynomial coefficient P2 for channel current	None	0.0
<b>P20</b>	Polynomial coefficient for capacitance	Farad	0.0
<b>P21</b>	Polynomial coefficient for capacitance	Farad	0.2
<b>P3</b>	Polynomial coefficient P3 for channel current	None	0.0
<b>P30</b>	Polynomial coefficient for capacitance	Farad	0.0
<b>P31</b>	Polynomial coefficient for capacitance	Farad	0.2
<b>P40</b>	Polynomial coefficient for capacitance	Farad	0.0
<b>P41</b>	Polynomial coefficient for capacitance	Farad	1.0
<b>P111</b>	Polynomial coefficient for capacitance	Farad	0.0
<b>PG</b>	Gate current	Amps	0.0
<b>RC</b>	Resistance for frequency dependent output conduction	Ohm	10.0e3
<b>RCIN</b>	Resistance for frequency dependent input conduction	Oh	100.0e3
<b>RCMIN</b>	Minimum value of RC	Ohm	1.0e3
<b>RD</b>	Drain ohmic resistance	Ohm	0.0
<b>RG</b>	Gate ohmic resistance	Ohm	0.0
<b>RGD</b>	Gate resistance	Ohm	0.0
<b>RI</b>	Input resistance	Ohm	0.0
<b>RS</b>	Source ohmic resistance	Ohm	0.0
<b>RTH</b>	Thermal resistance	Ohm	0.0
<b>TAU</b>	Device delay	Sec	0.0
<b>TCCGD0</b>	Linear temperature coefficient CGD0	None	0.0
<b>TCCGS0</b>	Linear temperature coefficient CGS0	None	0.0
<b>TCCRF</b>	Linear temperature coefficient CRF	None	0.0

<b>TCIPK0</b>	Linear temperature coefficient TIPK for IPK	None	0.0
<b>TCLSB0</b>	Linear temperature coefficient LSB0	None	0.0
<b>TCP1</b>	Linear temperature coefficient TIPK for IPK	None	0.0
<b>TCRC</b>	Linear temperature coefficient RC	None	0.0
<b>TD</b>	Equivalent temperature	Degree Celsius	25.0
<b>TD1</b>	Equivalent temperature	Degree Celsius	0.1
<b>TG</b>	Equivalent temperature	Degree Celsius	25.0
<b>TMN</b>	Noise fitting coefficient	None	1.0
<b>TNOM</b>	Nominal temperature	Degree Celsius	25.0
<b>VIG</b>	Gate current	Volt	0.7
<b>VKN</b>	Knee voltage	Volt	0.8
<b>VPKS</b>	Gate voltage VPK for maximum transconductance	-0.2	1.0e-7
<b>VSB2</b>	Surface breakdown model parameter	None	0.0
<b>VTR</b>	Soft breakdown	Volt	20.0

### GaAsFET Model Netlist Example

```
.MODEL gaasfet15 NJF LEVEL=23
```

## MESFET Instance, Materka Model (Level 24)



### Materka MESFET Instance Netlist Syntax

The syntax for a Level 24 Materka model MESFET instance is:

```
Jxxxx nd ng ns modelname [AREA=area] [M=val] [TJ=val]
```

*nd* is the drain node, *ng* is the gate node, and *ns* is the source node of the transistor. The *modelname* is the name of a Level 24 MESFET model defined in a .MODEL statement elsewhere in the netlist.

**Table 51: Materka Level 24 MESFET Instance Parameters**

Instance Parameter	Description	Unit	Default
AREA	Area factor	None	1.0
TJ	Device temperature	°C	Circuit temperature
M	Multiplier to simulate multiple devices in parallel	None	1.0

### Materka MESFET Instance Netlist Example

```
J2 12 VCC 0 mesfet24
```

## MESFET, Materka Model (Level 24)

The .MODEL statement for the Level 24 Materka MESFET models specifies values for one or more model parameters.

```
.MODELmodelname NJF LEVEL=24 [modelparameter=val] ...
```

or

```
.MODELmodelname PJF LEVEL=24 [modelparameter=val] ...
```

**LEVEL=24** specifies the Materka MESFET model.

**Table 52: Level 24 Materka MESFET Model Parameters**

Model Parameter	Description	Unit	Default
LEVEL	24 is required to select the Materka MESFET model	None	1 (default if LEVEL parameter is omitted)

<b>AF</b>	Flicker noise exponent	None	1.0
<b>CDS</b>	Drain-source capacitance	Farad	0.0
<b>EG</b>	Barrier height at 0°K (CAP model)	Volt	0.8
<b>FCP</b>	Coefficient for forward-bias depletion capacitance formulas	None	1.0
<b>GAMA</b>	Drain voltage-induced threshold voltage lowering coefficient	None	0.0
<b>IDSS</b>	Drain saturation current for $V_{gs}=V_{gss}$	Ampere	0.1
<b>KFN</b>	Flicker noise coefficient	None	0.0
<b>RD</b>	Drain ohmic resistance	Ohm	0.0
<b>RG</b>	Gate ohmic resistance	Ohm	0.0
<b>RS</b>	Source ohmic resistance	Ohm	0.0
<b>TNOM</b>	Nominal circuit temperature	°C	25.0
<b>VP0</b>	Threshold voltage	Volt	-2.0
<b>XTI</b>	Saturation current temperature exponent	None	2.0
<b>EE (E)</b>	Constant part of power law parameter	None	2.0
<b>KE</b>	Dependence of power law on $V_{gs}$	None	0.0
<b>SL</b>	Slope of the $V_{gs}=0$ drain characteristic in the linear region	None	0.15
<b>KG</b>	Drain dependence on $V_{gs}$ in the linear region	None	0.0
<b>SS</b>	Slope of the drain characteristic in the linear region	None	0.0
<b>T</b>	Channel transit time delay	Second	0.0
<b>DLVL</b>	Model selector: 0 = Diode model, 1 = Raytheon model	None	0
<b>IG0</b>	Diode saturation current	Ampere	0.0
<b>AFAG</b>	Slope factor for diode saturation current	None	38.696
<b>IB0</b>	Breakdown saturation current	Ampere	0.0
<b>AFAB</b>	Slope factor for breakdown saturation current	None	0.0
<b>VBC</b>	Breakdown voltage	Volt	None
<b>GMAX</b>	Breakdown conductance	Siemen	0.0
<b>K1D</b>	Fitting parameter	None	0.0
<b>K2D</b>	Fitting parameter	None	0.0
<b>K3D</b>	Fitting parameter	None	0.0

<b>R10</b>	Intrinsic channel resistance for $V_{gs}=0$	Ohm	0.0
<b>KR</b>	Slope factor of intrinsic channel resistance	None	0.0
<b>CLVL</b>	Capacitance model selector: 1 = Materka model, 2 = Raytheon model	None	1
<b>CDS</b>	Low-frequency trapping capacitance	Farad	0.0
<b>RDSD</b>	Channel trapping resistance	Ohm	None
<b>C10</b>	Gate-source Schottky barrier capacitance for $V_{gs}=0$	Farad	0.0
<b>K1</b>	Slope parameter for gate-source capacitance	None	1.25
<b>MGS</b>	Gate-source grading coefficient	None	0.5
<b>C1S</b>	Constant parasitic component of gate-source capacitance	Farad	0.0
<b>CF0</b>	Gate-drain feedback capacitance	Farad	0.0
<b>KF</b>	Slope parameter for gate-drain capacitance	None	1.25
<b>MGD</b>	Gate-drain grading coefficient	None	0.5
<b>FCC</b>	Forward-bias depletion capacitance coefficient	None	0.8
<b>CGS0</b>	Gate-source Schottky barrier capacitance for $V_{gs}=0$	Farad	0.0
<b>CGD0</b>	Gate-drain Schottky barrier capacitance for $V_{gs}=0$	Farad	0.0
<b>VBI</b>	Built-in barrier potential for Raytheon capacitance model	Volt	0.8
<b>RI</b>	Channel resistance for Raytheon capacitance model	Ohm	0.0
<b>VMAX</b>	Maximum voltage used for $V_{new}$	Volt	0.5
<b>VDELTA</b>	Capacitance transition voltage	Volt	0.2
<b>TMOD</b>	Temperature model selector: 0 = quadratic, 1 = linear	None	0
<b>AVT0</b>	$V_{p0}$ linear temperature coefficient	None	0.0
<b>ARI</b>	RI linear temperature coefficient	None	0.0
<b>ARG</b>	RG linear temperature coefficient	None	0.0
<b>ARD</b>	RD linear temperature coefficient	None	0.0
<b>ARS</b>	RS linear temperature coefficient	None	0.0
<b>TM</b>	IDS linear temperature coefficient	None	0.0
<b>TME</b>	IDS power law temperature coefficient	None	0.0
<b>M</b>	Capacitance model grading coefficient (Note: This	None	0.5

	parameter M does not override the instance scaling parameter M)		
<b>BVT0</b>	Vp0 quadratic temperature coefficient	None	0.0
<b>BRI</b>	RI quadratic temperature coefficient	None	0.0
<b>BRG</b>	RG quadratic temperature coefficient	None	0.0
<b>BRD</b>	RD quadratic temperature coefficient	None	0.0
<b>BRS</b>	RS quadratic temperature coefficient	None	0.0
<b>AIDS</b>	IDSS linear temperature coefficient	None	0.0
<b>AGAM</b>	GAMA linear temperature coefficient	None	0.0
<b>AEE</b>	EE linear temperature coefficient	None	0.0
<b>AKE</b>	KE linear temperature coefficient	None	0.0
<b>ASL</b>	SL linear temperature coefficient	None	0.0
<b>AKG</b>	KG linear temperature coefficient	None	0.0
<b>ASS</b>	SS linear temperature coefficient	None	0.0
<b>AT</b>	T linear temperature coefficient	None	0.0
<b>AC10</b>	C10 linear temperature coefficient	None	0.0
<b>ACF0</b>	CF0 linear temperature coefficient	None	0.0
<b>AVBC</b>	VBC linear temperature coefficient	None	0.0
<b>ACGS</b>	CGS linear temperature coefficient	None	0.0
<b>ACGD</b>	CGD linear temperature coefficient	None	0.0
<b>AVBI</b>	VBI linear temperature coefficient	None	0.0
<b>AGMX</b>	GMAX linear temperature coefficient	None	0.0
<b>SN</b>	Noise analysis selector, 1=on, 0=off	None	1
<b>RGS</b>	Gate-source ohmic resistance for Enhanced Raytheon model	Ohm	0.0
<b>RGD</b>	Gate-drain ohmic resistance for Enhanced Raytheon model	Ohm	0.0

### Materka MESFET Model Netlist Example

```
.MODEL mesfet24 NJF LEVEL=24
+ idss=0.0649003 alpha1=1.5 gama=-0.0306278
```



## Device Equations

$V_{gsi}$  = Intrinsic gate-source voltage

$V_{dsi}$  = Intrinsic drain-source voltage

$V_{gdi}$  = Intrinsic gate-drain voltage

V1 = Voltage across Cgs and Ri

$V_t$  = Thermal voltage  $k T/J/q$

k = Boltzmann's constant

q = Electron charge

TJ = Analysis temperature, Kelvin

## Channel Current

$$I_{ds} = IDSS \left( 1 + \frac{SS \cdot V_{dsi}}{IDSS} \right) \left( 1 - \frac{V_{gsi}(t-T)}{VP0 + GAMA \cdot V_{dsi}} \right)^{E + KEV_{gsi}(t-T)} \times \tanh \left( \frac{SL \cdot V_{dsi}}{IDSS(1 - KG V_{gsi}(t-T))} \right)$$

## Diodes

$$I_{gs} = IG0(\exp(AFAG \cdot V_{gsi}) - 1) - IB0 \cdot \exp(-AFAB \cdot (V_{gsi} + VBC))$$

$$I_{gdc} = IG0(\exp(AFAG \cdot V_{gdi}) - 1)$$

When DLVL = DIOD

$$I_{gd} = I_{gdc} - IB0 \exp(-AFAB(V_{gdi} + VBC))$$

When DLVL = RAY

$$I_{gd} = I_{gdc} - \frac{GMAX}{4} \cdot (\tanh(K1D(V_{gsi} - K2D)) - 1) \times (V_{gdi} + VBC - \sqrt{(V_{gdi} + VBC)^2 + K3D})$$

### Channel Resistance

When  $KR \cdot V_{gsi} < 1.0$

$$R_i = R10(1 - (KR \cdot V_{gsi}))$$

When  $KR \cdot V_{gsi} \geq 1.0$

$$R_i = 0$$

### Materka Capacitance Model (CLVL=MAT)

When  $K1V_{gsi} < FCC$

$$C_{gs} = C10(1 - K1V_{gsi})^{-MGS} + C1S$$

When  $K1V_{gsi} \geq FCC$

$$C_{gs} = C10(1 - FCC)^{-MGS} + C1S$$

When  $K1V_{gdi} < FCC$

$$C_{gd} = CF0(1 - KFV_{gdi})^{-MGD}$$

When  $K1V_{gdi} \geq FCC$

$$C_{gd} = CF0(1 - FCC)^{-MGD}$$

**Raytheon Capacitance Model (CLVL=2)****Gate Charge****When  $V_{new} > V_{max}$** 

$$Q_g = C_{gs} \cdot \left( 2 \times VBI \cdot \left( 1 - \sqrt{1 - \frac{V_{max}}{VBI}} \right) + \frac{V_{new} - V_{max}}{\sqrt{1 - \frac{V_{max}}{VBI}}} \right) + C_{gd} \times V_{eff2}$$

$$Q_{gs} = C_{gs} \cdot \left( 2 \times VBI \cdot \left( 1 - \sqrt{1 - \frac{V_{max}}{VBI}} \right) + \frac{V_{new} - V_{max}}{\sqrt{1 - \frac{V_{max}}{VBI}}} \right)$$

**When  $V_{new} \leq V_{max}$** 

$$Q_g = C_{gs} \cdot 2 \times VBI \cdot \left( 1 - \sqrt{1 - \frac{V_{max}}{VBI}} \right) + C_{gd} \times V_{eff2}$$

$$Q_{gs} = C_{gs} \cdot 2 \times VBI \cdot \left( 1 - \sqrt{1 - \frac{V_{new}}{VBI}} \right) \quad Q_{gd} = C_{gd} \times V_{eff2}$$

Where:

$$V_{max} = \text{Min}(FC \times V_{bi}, V_{max})$$

$$V_{new} = \frac{1}{2} \cdot \left\{ V_{eff1} + V_{to} + \sqrt{(V_{eff1} - V_{to})^2 + VDELTA^2} \right\}$$

$$V_{eff1} = \frac{1}{2} \cdot \left\{ V_{gsi} + V_{gdi} + \sqrt{(V_{gsi} - V_{gdi})^2 + \left(\frac{1}{SL}\right)^2} \right\}$$

$$V_{eff2} = \frac{1}{2} \cdot \left\{ V_{gsi} + V_{gdi} - \sqrt{(V_{gsi} - V_{gdi})^2 + \left(\frac{1}{SL}\right)^2} \right\}$$

### Temperature Effects

For all TMOD:

$$RD(TJ) = \frac{RD \cdot (1 + (BRD \cdot \Delta t + ARD) \cdot \Delta t)}{AREA/M}$$

$$RG(TJ) = \frac{RG \cdot (1 + (BRG \cdot \Delta t + ARG) \cdot \Delta t)}{AREA/M}$$

$$RS(TJ) = \frac{RS \cdot (1 + (BRS \cdot \Delta t + ARS) \cdot \Delta t)}{AREA/M}$$

$$RI(TJ) = RI \cdot (1 + (BRI \cdot \Delta t + ARI) \cdot \Delta t)$$

**Quadratic Model, TMOD=0**

Define:

$$\Delta t = T_J - T_{NOM}$$

$$tm = \frac{T_J}{T_{NOM} \tau_{AU}(T_J)} = t \cdot (1 + AT \cdot \Delta t)$$

$$IDSS(T_J) = IDSS \cdot (1 + AIDS \cdot \Delta t)$$

$$VP0(T_J) = VP0(1 + tm \cdot \Delta t)$$

$$R10(T_J) = R10 \cdot (1 + ARI \cdot \Delta t)$$

$$GAMA(T_J) = GAMA \cdot (1 + AGAM \cdot \Delta t)$$

$$E(T_J) = EE \cdot (1 + AEE \cdot \Delta t)$$

$$KE(T_J) = KE \cdot (1 + AKE \cdot \Delta t)$$

$$SL(T_J) = SL \cdot (1 + ASL \cdot \Delta t)$$

$$KG(T_J) = KG \cdot (1 + AKG \cdot \Delta t)$$

$$SS(TJ) = SS \cdot (1 + ASS \cdot \Delta t)$$

$$VBC(TJ) = VBC \cdot (1 + AVBC \cdot \Delta t)$$

$$I_{ds}(TJ) = I_{ds}(1 + TM\Delta t)^{TME}$$

$$I_{sat}(TJ) = I_{sat} \cdot \exp[(tn - 1)\alpha EG(TJ)] \cdot tn^{XTI\alpha V_{*}}$$

Where  $I_{sat}$  = IG0 or IB0 and  $\alpha$  = ADAG or AFAB for the forward diode and breakdown effects, respectively.

$$EG(TJ) = EG - \frac{0.000702TJ^2}{TJ + 1108} \quad V_{bi}(TJ) = V_{bi}\Delta t - 3\Delta t \ln(tn) + tnEG(TNOM) - EG(TJ)$$

Where  $V_{bi}$  is 1/K1 or 1/KF.

$$C_j(TJ) = C_j \left( 1 + M \left( 0.0004\Delta t + 1 - \frac{V_{bi}(TJ)}{V_{bi}} \right) \right)$$

Where  $C_j$  is C10 or CF0.

$$R(TJ) = R(1 + AR\Delta t + BR\Delta t^2)$$

Where R is R10, RG, RD, or RS; AR and BR are the linear and quadratic temperature coefficients for the respective resistances.

#### Materka Model, TMOD=0, CLVL=1

$$C10(TJ) = C10 \cdot (1 + AC10 \cdot \Delta t)$$

$$CF0(TJ) = CF0 \cdot (1 + ACF0 \cdot \Delta t)$$

#### Raytheon Model, TMOD=0, CLVL=2

$$VBI(TJ) = VBI \cdot (1 + AVBI \cdot \Delta t)$$

$$CGS0(TJ) = CGS0 \cdot (1 + ACGS \cdot \Delta t)$$

$$CGD0(TJ) = CGD0 \cdot (1 + ACGD \cdot \Delta t)$$

$$VMAX(TJ) = VMAX \cdot (1 + AVMAX \cdot \Delta t)$$

#### Linear Model, TMOD=1

This model for the temperature dependence modifies diode saturation current using a physics-based equation and modifies several of the model coefficients using a linear function of  $\Delta t$ . The model is an extension of the paper by Anholt and Swirhun [2].

$$I_{sat}(TJ) = I_{sat} \cdot \exp((tn - 1)\alpha EG(TJ)) \cdot tn^{XT\alpha V_{**}}$$

Where  $I_{sat} = IG0$  or  $IB0$  and  $\alpha = ADAG$  or  $AFAB$  for the forward diode and breakdown effects, respectively.

$$EG(TJ) = EG - \frac{0.000702TJ^2}{TJ + 1108} \quad P(TJ) = P(1 + AP\Delta t)$$

Where P is a parameter (e.g., RG, RD, or C10) and AP is the temperature linear coefficient of that parameter (e.g., ARG, ARD, or AC10).

The Linear temperature coefficient for VMAX is calculated as:

$$\frac{VBI - AVBI}{VMAX} IDSS(TJ) = IDSS \cdot (1 + TM \cdot \Delta t)^{TME}$$

$$VP0(TJ) = VP0 \cdot (1 + (AVT0 + BVT0 \cdot \Delta t) \cdot \Delta t)$$

$$R10(TJ) = R10 \cdot (1 + (ARI + BRI \cdot \Delta t) \cdot \Delta t)$$

**Materka Model, TMOD=1, CLVL=1:**

$$C10(TJ) = C10 \cdot \left( 1 + M \cdot \left( 1 + 4 \cdot 10^{-4} \cdot \Delta t - \frac{VBI(TJ)}{AUX} \right) \right)$$

$$K1(TJ) = \frac{1}{\frac{tn}{K1} - 3 \times VT \times \log(tn) + EG(TJ) - EG(TNOM) \times tn}$$

$$CF0(TJ) = CF0 \cdot \left( 1 + M \cdot \left( 1 + 4 \cdot 10^{-4} \cdot \Delta t - \frac{VBI(TJ)}{AUX} \right) \right)$$



$$KF(TJ) = \frac{1}{\frac{tn}{KF} - (3 \cdot VT \cdot \ln(tn))} + EG(TJ) - (EG(TNOM) \cdot tn)$$

Raytheon Model TMOD=1, CLVL=2:

$$VBI(TJ) = VBI \cdot tn - 3 \cdot VT \cdot \ln(tn) + EG(TJ) - EG(TNOM) \cdot tn$$

$$CGS0(TJ) = CGS0 \cdot \left(1 + M \cdot \left(1 + 4 \cdot 10^{-4} \cdot \Delta t - \frac{VBI(TJ)}{VBI}\right)\right)$$


$$CGD0(TJ) = CGD0 \cdot \left(1 + M \cdot \left(1 + 4 \cdot 10^{-4} \cdot \Delta t - \frac{VBI(TJ)}{VBI}\right)\right)$$

$$VMAX(TJ) = VMAX \cdot (1 + AT \cdot \Delta t)$$

## References

1. A. Materka and T. Kacprzak, "Computer calculation of large-signal GaAs FET amplifier characteristics," IEEE Transactions on Microwave Theory Tech., Vol. MTT-33, No. 2, pp. 129-135 Feb. 1985.
2. R.E. Anholt and S. E. Swirhun, "Experimental Investigation of the Temperature Dependence of GaAs FET Equivalent Circuits," IEEE Trans. on ED, vol. 39, no. 9, pp. 2029-2036, Sept. 1992.

## MESFET Instance, Statz Model (Level 25)



### Statz MESFET Instance Netlist Syntax

The syntax for a Statz model MESFET instance is:

```
Jxxx nd ng ns modname [AREA=area] [M=val] [TEMP=val] [DTEMP=val]
```

*nd* is the drain node, *ng* is the gate node, and *ns* is the source node of the transistor. *Modname* is the name of a Statz model MESFET (Level 25) defined in a .MODEL statement.

**Table 53: Materka Level 25 MESFET Instance Parameters**

Instance Parameter	Description	Unit	Default
AREA	Area factor	None	1.0
TEMP	Device temperature	°C	Circuit temp
DTEMP (TRISE)	Difference between device temperature and circuit temperature	°C	0.0
M	Multiplier to simulate multiple devices in parallel	None	1.0

### Statz MESFET Netlist Examples

```
J2 12 VCC 0 mesfet25
```

## Statz MESFET Model

The .MODEL statement for the Statz model MESFET is:

```
.MODEL modelname NJF LEVEL=25 [modelparameter=val] ...
```

or

`.MODEL modelname P J F LEVEL=25 [modelparameter=val] ...`

**LEVEL=25** specifies the Statz MESFET Level 25 model.

**Table 54: Materka Level 25 MESFET Model Parameters**

Model Parameter	Description	Unit	Default
<b>AF</b>	Flicker noise exponent	None	1.0
<b>ALPHA</b>	Saturation factor	None	2.0
<b>B</b>	I <sub>ds</sub> -I <sub>gs</sub> characteristics factor	None	0.0
<b>BETA</b>	Transconductance coefficient	None	1.0e-4
<b>BETATCE</b>	Beta temperature coefficient for Triquint model	None	0.0
<b>CDS</b>	Drain-source capacitance	Farad	0.0
<b>CGD</b>	Gate-drain capacitance	Farad	0.0
<b>CGS</b>	Gate-source capacitance	Farad	0.0
<b>DELTA1</b>	Capacitance saturation transition voltage	Volt	0.3
<b>DELTA2</b>	Capacitance saturation transition voltage	Volt	0.2
<b>EG</b>	Energy gap for gate-drain and gate-source diodes at 0°K	Volt	1.11
<b>FC</b>	Coefficient for forward-bias depletion capacitance formulas	None	0.5
<b>IS</b>	Leakage saturation current	Ampere	1.0e-14
<b>KF</b>	Flicker noise coefficient. Reasonable values are from 1e-19 to 1e-25.	None	0.0
<b>LAMBDA</b>	Channel length modulation factor	None	0.0
<b>N</b>	Gate diode emission coefficient	None	1.0
<b>RD</b>	Drain ohmic resistance	Ohm	0.0
<b>RG</b>	Gate ohmic resistance	Ohm	0.0
<b>RS</b>	Source ohmic resistance	Ohm	0.0
<b>VTOTC</b>	Temperature compensation coefficient for VTO	None	0.0
<b>TNOM</b>	Nominal circuit temperature	°C	25.0
<b>TQM</b>	Junction capacitance temperature coefficient	None	0.2
<b>VBI</b>	Built-in gate diode voltage	Volt	0.85
<b>VMAX</b>	Maximum junction voltage before capacitance limiting	Volt	0.5
<b>VTO</b>	Threshold voltage	Volt	-2.0

<b>XTI</b>	Saturation current temperature exponent	None	3.0
<b>IDSMOD</b>	IDS Model	None	3.0
<b>TAU</b>	Transit time under the gate	Second	0.0
<b>IDSTC</b>	IDS temperature coefficient	None	0.0
<b>RIN</b>	Channel resistance	Ohm	0.0
<b>GSCAP</b>	Gate-source capacitance model selector: 0=None, 1=Linear, 2=Junction, 3=Statz Charge, 5= Statz Capacitance	None	1
<b>RGD</b>	Gate-drain resistance	Ohm	0.0
<b>GDCAP</b>	Gate-drain capacitance model selector: 0=None, 1=Linear, 2=Junction, 3=Statz Charge, 5= Statz Capacitance	None	1
<b>LG</b>	Gate inductance	Henry	0.0
<b>LD</b>	Drain inductance	Henry	0.0
<b>LS</b>	Source inductance	Henry	0.0
<b>CRF</b>	With RC, frequency-dependent output capacitance	Farad	0.0
<b>GSFWD</b>	Forward Igs model selector: 0=None, 1=Linear, 2=Diode	None	1
<b>GSREV</b>	Reverse Igs model selector: 0=None, 1=Linear, 2=Diode	None	0
<b>GDFWD</b>	Forward Igd model selector: 0=None, 1=Linear, 2=Diode	None	0
<b>GDREV</b>	Reverse Igd model selector: 0=None, 1=Linear, 2=Diode	None	1
<b>VBR</b>	Gate-drain junction reverse bias breakdown voltage	Volt	1.0e100
<b>VJR</b>	Breakdown junction potential	Volt	0.025
<b>IR</b>	Gate reverse saturation current	Ampere	1.0e-14
<b>IMAX</b>	Explosion current	Ampere	1.6
<b>IMELT</b>	Diode limiting current	Ampere	1.6
<b>FNC</b>	Flicker noise corner frequency	Hertz	0.0
<b>R</b>	Gate noise coefficient	None	0.5
<b>P</b>	Drain noise coefficient	None	1.0
<b>C</b>	Gate-drain noise correlation coefficient	None	0.9
<b>FFE</b>	Flicker noise exponent	None	1.0
<b>RC</b>	Frequency-dependent resistance	Ohm	0.0

---

# 11 - Grounded Coplanar Waveguide Elements

This topic describes the grounded coplanar waveguide distributed elements available in Nexxim.

## General Components

["Air Bridge, Rectangular Cross Section "](#) on the next page

["Air Bridge, Cross Over "](#) on page 11-4

["Cross "](#) on page 11-5

["Step "](#) on page 11-7

["Tee "](#) on page 11-8

["Via Hole "](#) on page 11-10

## Bends

["Unmitered Bend, Distance Between Ground Planes "](#) on page 11-11

["Unmitered Bend, Gap Width "](#) on page 11-13

["Mitered Bend "](#) on page 11-14

## Coupled Lines

["Coupled Lines, Asymmetric, Physical Length, Field Solver "](#) on page 11-16

["Coupled Lines, Asymmetric, Electrical Length, Field Solver "](#) on page 11-19

## Couplers

["Lange Coupler, Physical Length "](#) on page 11-22

["Lange Coupler, Electrical Length "](#) on page 11-24

## Inductors

["Rectangular Inductor "](#) on page 11-26

## Open Stubs

["Open Stub, Physical Length "](#) on page 11-29

["Open Stub, Physical Length with Reference "](#) on page 11-30

["Open Stub, Electrical Length "](#) on page 11-32

["Open Stub, Electrical Length with Reference "](#) on page 11-33

## Resistors

["Thin Film Resistor"](#) on page 11-28

## Shorted Stubs

["Shorted Stub, Physical Length "](#) on page 11-35

["Shorted Stub, Physical Length with Reference "](#) on page 11-36

["Shorted Stub, Electrical Length "](#) on page 11-38

["Shorted Stub, Electrical Length with Reference "](#) on page 11-39

## Transmission Lines

["Tapered Line "](#) on page 11-41

["Transmission Line, Physical Length "](#) on page 11-42

["Transmission Line, Physical Length with Reference "](#) on page 11-44

["Transmission Line, Electrical Length "](#) on page 11-45

["Transmission Line, Electrical Length with Reference "](#) on page 11-47

This topic also describes the Grounded Coplanar Waveguide substrate type.


["Selecting None for the Initial Substrate "](#) on page 11-48


["Creating a Custom Grounded Coplanar Waveguide Substrate "](#) on page 11-49

["Selecting a Grounded Coplanar Waveguide Substrate at the Component Level "](#) on page 11-50

["Grounded Coplanar Waveguide Substrate Model "](#) on page 11-51

## Air Bridge, Rectangular Cross Section





### Netlist Form

An instance of a grounded coplanar waveguide air bridge with rectangular cross-section has the following Nexxim netlist syntax:

```
Axxx n1 n2 [W=val] [G=val] [HA=val] [WA=val] [LA=val]
+ COMPONENT=gcpwbridge SUBSTRATE=substrate_name
```

$n1$  and  $n2$  are the nodes connected to the bridge. The entry **COMPONENT=gcpwbridge** identifies the element.

The **SUBSTRATE=substrate\_name** is the grounded coplanar waveguide substrate model name selected for the design (see "[Grounded Coplanar Waveguide Substrate Model](#)" on page 11-51 for details).

**Table 24: Air Bridge Instance Parameters**

Parameter	Description	Units	Default
<b>W</b>	Width of center conductor	Meter	1.0e-3
<b>G</b>	Width of slots	Meter	1.0e-3
<b>HA</b>	Height of air bridge above conductor plane	Meter	3.0e-6
<b>WA</b>	Width of air bridge	Meter	10.0e-6
<b>LA</b>	Length of air bridge	Meter	3.5e-3



### Netlist Example

```
Ajumper1 1 2 W=0.3e-3 G=0.5e-3 HA=2.0e-6 WA=5.0e-6 LA=2.0e-3
+ COMPONENT=gcpwbridge SUBSTRATE=GCPW1
```

where GCPW1, the selected layout technology or substrate type, has a definition such as:

```
.SUB GCPW1 GCPW(
+ H=0.001524 Er=4.4 TAND=0.02 HU=2.54E-4
+ MET1=1.724137931034483 T1=2.54e-5 RGH=0)
```

### Air Bridge, Cross Over



### Netlist Form

An instance of a grounded coplanar waveguide air bridge cross over has the following Nexxim netlist syntax:



```
Axxx n1 n2 [W=val] [G=val] [HA=val] [GAP=val] [D=val]
+ COMPONENT=gcpw_crossbridge SUBSTRATE=substrate_name
```

$n1$  and  $n2$  are the nodes connected to the bridge. The entry **COMPONENT=gcpw\_crossbridge** identifies the element.

The **SUBSTRATE=substrate\_name** is the coplanar waveguide substrate model name selected for the design (see "[Grounded Coplanar Waveguide Substrate Model](#)" on page 11-51 for details).

**Table 25: Air Bridge Cross Over Instance Parameters**

Parameter	Description	Units	Default
<b>W</b>	Width of crossover bridge	Meter	1.0e-3
<b>G</b>	Width of gaps	Meter	1.0e-3
<b>HA</b>	Height of air bridge above conductor plane	Meter	3.0e-3
<b>GAP</b>	Width of open-end gap	Meter	1.0e-3
<b>D</b>	Distance of separation	Meter	3.0e-3


### Netlist Example


```
Ajumper1 1 2 W=0.3e-3 G=0.5e-3 HA=2.0e-3 GAP=0.5e-3 D=2.0e-3
+ COMPONENT=cpw_crossbridge SUBSTRATE=GCPW1
```

where GCPW1, the selected layout technology or substrate type, has a definition such as:

```
.SUB GCPW1 GCPW(
+ H=0.001524 Er=4.4 TAND=0.02 HU=2.54E-4
+ MET1=1.724137931034483 T1=2.54e-5 RGH=0)
```

### Cross





### Netlist Format

An instance of a symmetric grounded coplanar waveguide cross has the following netlist syntax:

```
Axxx n1 n2 n3 n4 [W1=val] [W3=val] [Y=val]
+ COMPONENT=gcpwcross SUBSTRATE=substrate_name
```

$n1$ ,  $n2$ ,  $n3$ , and  $n4$  are the names of the nodes attached to the cross.

The implementation of the grounded coplanar waveguide grounded cross element requires the element to be symmetric. Only widths  $W1$  and  $W3$  are specified, with  $W2=W1$  and  $W4=W3$ .

The entry **COMPONENT=gcpwcross** identifies the element as a grounded coplanar waveguide cross element.

The **SUBSTRATE=substrate\_name** is the grounded coplanar waveguide substrate model name selected for the design (see "[Grounded Coplanar Waveguide Substrate Model](#)" on page 11-51 for details).

**Table 26: Grounded Coplanar Waveguide Cross Instance Parameters**

Parameter	Description	Units	Default
<b>Y</b>	Ground-to-ground spacing at all ports. Must be greater than both $W1$ and $W3$ .	Meter	3e-3
<b>W1</b>	Conductor width at ports 1 and 2	Meter	1e-3

<b>W3</b>	Conductor width at ports 3 and 4	Meter	1e-3
-----------	----------------------------------	-------	------

### Netlist Example

```
A23 Port1 Port2 Port3 Port4 W1=4.0e-004 W3=2.0e-4 Y=6.0e-4
+ COMPONENT=GCPWCROSS SUBSTRATE=GCPW1
```


where GCPW1, the selected layout technology or substrate type, has a definition such as:

```
.SUB GCPW1 GCPW(
+ H=0.001524 Er=4.4 TAND=0.02 HU=2.54E-4
+ MET1=1.724137931034483 T1=2.54e-5 RGH=0)
```

### Notes

1. The ground-to-ground distance  $Y$  is the same at all ports.
2.  $W1 = W2$  and  $W3 = W4$ .
3. For accurate results, the substrate definition should specify:
  - $2 < ER < 14$
  - $H > Y$
  - $0.1 < Wn/Y < 0.9$ , where  $Wn$  is the conductor width at any port.
4. The coplanar mode is assumed to exist only. Parasitic effects due to air bridges are not considered by this model.

## Step



### Netlist Format

An instance of a grounded coplanar waveguide step has the following netlist syntax:

```
Axxx n1 n2 [W1=val] [P=val]
+ COMPONENT=gcpwstep SUBSTRATE=substrate_name
```

$n1$  and  $n2$  are the names of the nodes attached to the step. The entry **COMPONENT=gcpwstep** identifies the element as a grounded coplanar waveguide step.

The **SUBSTRATE=substrate\_name** is the grounded coplanar waveguide substrate model name selected for the design (see "[Grounded Coplanar Waveguide Substrate Model](#)" on page 11-51 for details).

**Table 27: Grounded Coplanar Waveguide Step Instance Parameters**

Parameter	Description	Units	Default
<b>W1</b>	Conductor width of line connected to node 1	Meter	1.5e-3
<b>G1</b>	Slot width of line connected to node 1	Meter	1e-3
<b>W2</b>	Conductor width of line connected to node 2	Meter	1e-3
<b>G2</b>	Gap width of line connected to node 2	Meter	1.5e-3

### Netlist Example

```
A5 Port1 Port2 W1=0.75e-3 G1=1.1e-3 W2=0.5e-3 G2=1.3e-3
COMPONENT=gcpwstep SUBSTRATE=GCPW1
```


where GCPW1, the selected layout technology or substrate type, has a definition such as:

```
.SUB GCPW1 GCPW(
+ H=0.001524 Er=4.4 TAND=0.02 HU=2.54E-4
+ MET1=1.724137931034483 T1=2.54e-5 RGH=0)
```

### Notes

1. The model computes the equivalent T-network of the GCPW step, which consists of two series inductors and a shunt capacitor.
2. For accurate results, the substrate definition should specify:
  - $H > W1 + 2 \times G1$
  - $H > W2 + 2 \times G2$
  - $0.1 < k1 < 0.9$ , where  $k1 = W1 / (W1 + 2 \times G1)$
  - $0.1 < k2 < 0.9$ , where  $k2 = W2 / (W2 + 2 \times G2)$
3. When  $G2 > G1$ ,  $W1 > W2$ . When  $G2 < G1$ ,  $W1 < W2$ .

## Tee



### Netlist Format

An instance of a grounded coplanar waveguide tee has the following netlist syntax:

```
Axxx n1 n2 n3 [W1=val] [W3=val] [Y=val] COMPONENT=gcpwtee
SUBSTRATE=substrate_name
```

$n1$ ,  $n2$ , and  $n3$  are the names of the nodes attached to the tee.

The entry **COMPONENT=gcpwtee** identifies the element as a grounded coplanar waveguide tee element.

The **SUBSTRATE=substrate\_name** is the grounded coplanar waveguide substrate model name selected for the design (see "[Grounded Coplanar Waveguide Substrate Model](#)" on page 11-51 for details).

**Table 28: Grounded Coplanar Waveguide Tee Instance Parameters**

Parameter	Description	Units	Default
<b>Y</b>	Ground-to-ground spacing at all ports. Must be greater than W1, W2, and W3.	Meter	4e-3
<b>W1</b>	Conductor width at port 1	Meter	1e-3
<b>W2</b>	Conductor width at port 2	Meter	1e-3
<b>W3</b>	Conductor width at port 3	Meter	1e-3

### Netlist Example

```
A23 Port1 Port2 Port3 W1=4.0e-4 W2=3.0e-4 W3=2.0e-4 Y=6.0e-4
+ COMPONENT=GCPWTEE SUBSTRATE=GCPW1
```



where GCPW1, the selected layout technology or substrate type, has a definition such as:

```
.SUB GCPW1 GCPW(
+ H=0.001524 Er=4.4 TAND=0.02 HU=2.54E-4
+ MET1=1.724137931034483 T1=2.54e-5 RGH=0)
```

### Notes

1. The lines connected to nodes n1 and n2 are collinear, with conductor widths W1 and W2. The perpendicular line is connected to node n3 and has center conductor width W3. The ground-to-ground distance Y is the same for all ports.
2. For accurate results, the substrate definition should specify:  
 $H > Y$   
 $0.1 < Wn/Y < 0.9$ , where  $Wn$  is the conductor width at any port.
3. The coplanar mode is assumed to exist only. Parasitic effects due to air bridges are not considered by this model.

### Via Hole



Grounded Coplanar Waveguide Elements 11-10

## Netlist Format

An instance of a grounded coplanar waveguide via hole has the following netlist syntax:

```
Axxx n1 D=val DG=val COMPONENT=gcpw_viahole
SUBSTRATE=substrate_name
```

*n1* is the name of the node attached to the via.

The entry **COMPONENT=gcpw\_viahole** identifies the element as a grounded coplanar waveguide via hole.

The **SUBSTRATE=substrate\_name** is the grounded coplanar waveguide substrate model name selected for the design (see "[Grounded Coplanar Waveguide Substrate Model](#)" on page 11-51 for details).

**Table 29: Grounded Coplanar Waveguide Via Hole Instance Parameters**

Parameter	Description	Units	Default
<b>D</b>	Diameter of via hole	Meter	1e-3
<b>DG</b>	Diameter of via hole on ground plane	Meter	D

## Netlist Example

```
A23 Port1 D=3.0e-4 DG=5.0e-4
+ COMPONENT=gcpw_viahole SUBSTRATE=GCPW1
```


where GCPW1, the selected layout technology or substrate type, has a definition such as:

```
.SUB GCPW1 GCPW(
+ H=0.001524 Er=4.4 TAND=0.02 HU=2.54E-4
+ MET1=1.724137931034483 T1=2.54e-5 RGH=0)
```

## Notes

- Conditions for  $\pm 2\%$  accuracy of the no radiation loss model:  
 $ER \geq 1.0$   
 $H \ll \lambda$ , where  $\lambda$  is the wavelength

## Unmited Bend, Distance Between Ground Planes



### Netlist Format

An instance of a grounded coplanar waveguide unmitered bend, ground plane distance, has the following netlist syntax:

```
Axxx n1 n2 [W=val] [Y=val]
```

**COMPONENT=gcpw\_bend\_ground\_plane\_distance** **SUBSTRATE=substrate\_name**

*n1* and *n2* are the names of the nodes attached to the bend. The entry **COMPONENT=gcpw\_bend\_ground\_plane\_distance** identifies the element as a grounded coplanar waveguide unmitered bend, ground plane distance specified.

The **SUBSTRATE=substrate\_name** is the grounded coplanar waveguide substrate model name selected for the design (see "[Grounded Coplanar Waveguide Substrate Model](#)" on page 11-51 for details).

**Table 30: Grounded Coplanar Waveguide Unmitered Bend, Ground Plane Distance Instance Parameters**

Parameter	Description	Units	Default
W	Center conductor width	Meter	1.0e-3
Y	Distance between ground planes	Meter	3.0e-3

### Netlist Example



```
A5 Port1 Port2 W=0.75e-3 Y=2.1e-3
+ COMPONENT=cpw_bend_ground_plane_distance SUBSTRATE=GCPW1
```


where GCPW1, the selected layout technology or substrate type, has a definition such as:

```
.SUB GCPW1 GCPW(
+ H=0.001524 Er=4.4 TAND=0.02 HU=2.54E-4
+ MET1=1.724137931034483 T1=2.54e-5 RGH=0)
```

### Notes

1. Reference planes coincide with the inside vertex of the corner, as shown in the figure.
2. For accurate results, the substrate definition should specify:  
 $H > Y$   
 $0.1 < W/Y < 0.9$
3. The coplanar mode is assumed to exist only. The CPW Air Bridge can be used if parasitic effects due to air bridges can be considered.

## Unmitered Bend, Gap Width



### Netlist Format

An instance of a grounded coplanar waveguide unmitered bend, gap width, has the following netlist syntax:

```
Axxx n1 n2 [W=val] [G=val]
+COMPONENT=gcpw_unmitered_bend SUBSTRATE=substrate_name
```

$n1$  and  $n2$  are the names of the nodes attached to the bend. The entry **COMPONENT=gcpw\_unmitered\_bend** identifies the element as a grounded coplanar waveguide unmitered bend, gap width specified.

The **SUBSTRATE=substrate\_name** is the grounded coplanar waveguide substrate model name selected for the design (see "[Grounded Coplanar Waveguide Substrate Model](#)" on page 11-51 for details).

**Table 31: Grounded Coplanar Waveguide Unmitered Bend, Gap Widthm Instance Parameters**

Parameter	Description	Units	Default
<b>W1</b>	Center conductor width	Meter	1.0e-3
<b>G</b>	Gap width	Meter	1.0e-3

### Netlist Example

```
A5 Port1 Port2 W=0.75e-3 G=1.1e-3
+ COMPONENT=gcpw_unmitered_bend SUBSTRATE=GCPW1
```


where GCPW1, the selected layout technology or substrate type, has a definition such as:

```
.SUB GCPW1 GCPW(
+ H=0.001524 Er=4.4 TAND=0.02 HU=2.54E-4
+ MET1=1.724137931034483 T1=2.54e-5 RGH=0)
```

### Notes

1. Reference planes coincide with the inside vertex of the corner, as shown in the figure.
2. For accurate results, the substrate definition should specify:  
 $H > W + 2 \times G$   
 $0.1 < W / (W1 + 2 \times G) < 0.9$
3. The coplanar mode is assumed to exist only. Parasitic effects due to air bridges are not considered by this model.

## Mitered Bend



### Netlist Format

An instance of a grounded coplanar waveguide mitered bend has the following netlist syntax:

```
Axxx n1 n2 [W=val] [G=val]
+ COMPONENT=gcpw_mitered_bend SUBSTRATE=substrate_name
```

$n1$  and  $n2$  are the names of the nodes attached to the bend. The entry **COMPONENT=gcpw\_mitered\_bend** identifies the element as a grounded coplanar waveguide unmitered bend.

The **SUBSTRATE=substrate\_name** is the grounded coplanar waveguide substrate model name selected for the design (see "[Grounded Coplanar Waveguide Substrate Model](#)" on page 11-51 for details).

**Table 32: Grounded Coplanar Waveguide Mitered Bend Instance Parameters**

Parameter	Description	Units	Default
-----------	-------------	-------	---------

<b>W</b>	Width of center conductor	Meter	1.0e-3
<b>G</b>	Slot gap width	Meter	1.0e-3

### Netlist Example

```
A5 Port1 Port2 W=0.75e-3 G=1.1e-3 COMPONENT=gcpw_mitered_bend
SUBSTRATE=GCPW1
```


where GCPW1, the selected layout technology or substrate type, has a definition such as:


```
.SUB GCPW1 GCPW(
+ H=0.001524 Er=4.4 TAND=0.02 HU=2.54E-4
+ MET1=1.724137931034483 T1=2.54e-5 RGH=0)
```

### Notes

1. Reference planes coincide with the inside vertex of the corner, as shown in the figure.
2. For accurate results, the substrate definition should specify:  
 $H > W + 2 \times G$   
 $0.1 < W / (W + 2 \times G) < 0.9$
3. The coplanar mode is assumed to exist only. Parasitic effects due to air bridges are not considered by this model.

## Coupled Lines, Asymmetric, Physical Length, Field Solver





### Netlist Form

A GCPW asymmetric coupled line, physical length, field solver instance has the following netlist syntax:

```

Wxxx n1 n2 0 n3 n4 0 [L=length] N=2 FSmodel=modelname
.MATERIAL material METAL CONDUCTIVITY=conductivity
.MATERIAL dielectric DIELECTRIC ER=er LOSSTANGENT=losstangent
.SHAPE RECT1 RECTANGLE WIDTH=w1 HEIGHT=h
.SHAPE RECT2 RECTANGLE WIDTH=w2 HEIGHT=h
.SHAPE RECT3 RECTANGLE WIDTH='5*(w1+w2)' HEIGHT=h
.LAYERSTACK STACK1
+ LAYER=(material,h)
+ LAYER=(dielectric,dlayer)
.MODEL modelname W MODELTYPE=Fieldsolver
+ LAYERSTACK=STACK1
+ CONDUCTOR=(SHAPE=RECT3, ORIGIN=('-gap-5*(w1+w2)',dlayer+h)
+ MATERIAL=conductor, TYPE=REFERENCE)
+ CONDUCTOR=(SHAPE=RECT1, ORIGIN=(0,dlayer+h)
+ MATERIAL=conductor, TYPE=SIGNAL)
+ CONDUCTOR=(SHAPE=RECT2, ORIGIN=('w1+sep',dlayer+h)
+ MATERIAL=conductor, TYPE=SIGNAL)

```

```
+ CONDUCTOR=(SHAPE=RECT3, ORIGIN=('w1+sep+w2+gap', dlayer+h)
+ MATERIAL=conductor, TYPE=REFERENCE)
```

*n1* and *n3* are the names of the input nodes. *n2* and *n4* are the corresponding output nodes. The entry **N=2** is required.

The entry **FSmodel=modename** identifies the field solver coplanar waveguide model.

**Table 33: Asymmetric Coupled Line, Physical Length, Field Solver Instance Parameters**

Parameter	Description	Units	Default
<b>L</b>	Physical length	Meter	1e-3
<b>N</b>	Number of lines (must be 2)	None	2
<b>material</b>	Conductor material	None	cond1
<b>conductivity</b>	Conductivity of conductor material		57.6e6
<b>dielectric</b>	Dielectric material	None	diel1
<b>er</b>	Dielectric constant		2.2
<b>losstangent</b>	Dielectric loss tangent		0
<b>w1</b>	Width of first conductor	Meter	1e-3
<b>w2</b>	Width of second conductor	Meter	1e-3
<b>gap</b>	Gap width between outer conductors and grounds	Meter	1e-3
<b>sep</b>	Spacing between conductors	Meter	1e-3

**Note:**

The default values for the coupled line are the ones assigned when placing a component from the Component library in a schematic. There are NO defaults for netlist designs; all values must be specified.

**Netlist Example**



```
W3 Port1 Port2 0 net_1911 net_2 0 N=2 L=0.002 FSmodel=GCPW1
.MATERIAL COPPER METAL CONDUCTIVITY=58000000
.MATERIAL dielectric1 DIELECTRIC ER=4.4 LOSSTANGENT=0.02
.SHAPE RECT1 RECTANGLE WIDTH=0.001 HEIGHT=0.002
.SHAPE RECT2 RECTANGLE WIDTH=0.002 HEIGHT=0.002
.SHAPE RECT3 RECTANGLE WIDTH='5*(w1+w2)' HEIGHT=0.002
.LAYERSTACK STACK1
```

```

.LAYERSTACK STACK1
+ LAYER=(COPPER,0.002)
+ LAYER=(dielectric1,0.010)
.MODEL CPW1 W MODELTYPE=Fieldsolver
+ LAYERSTACK=STACK1
+ CONDUCTOR=(SHAPE=RECT3,
+ ORIGIN=('-.005-5*(.001+.002)',.010+.002)
+ MATERIAL=conductor, TYPE=REFERENCE)
+ CONDUCTOR=(SHAPE=RECT1, ORIGIN=(0,.010+.002)
+ MATERIAL=conductor, TYPE=SIGNAL)
+ CONDUCTOR=(SHAPE=RECT2, ORIGIN=('-.001+.003',.010+.002)
+ MATERIAL=conductor, TYPE=SIGNAL)
+ CONDUCTOR=(SHAPE=RECT3,
+ ORIGIN=('-.001+.003+.002+.005',.010+.002)
+ MATERIAL=conductor, TYPE=REFERENCE)

```

## Coupled Lines, Asymmetric, Electrical Length, Field Solver



Grounded Coplanar Waveguide Elements 11-19

## Netlist Form

An asymmetric coupled line, electrical length, field solver instance has the following netlist syntax:

```

Wxxx n1 n2 0 n3 n4 0

+ L= '(E*3e8)/(360*F*SQRT(ER))' // Convert to physical length
+ N=2 FSmodel=modelname

.MATERIAL material METAL CONDUCTIVITY=conductivity
.MATERIAL dielectric DIELECTRIC ER=er LOSSTANGENT=losstangent
.SHAPE RECT1 RECTANGLE WIDTH=w1 HEIGHT=h
.SHAPE RECT2 RECTANGLE WIDTH=w2 HEIGHT=h
.SHAPE RECT3 RECTANGLE WIDTH='5*(w1+w2)' HEIGHT=h
.LAYERSTACK STACK1
+ LAYER=(material,h)
+ LAYER=(dielectric,dlayer)
.MODEL modelname W MODELTYPE=Fieldsolver
+ LAYERSTACK=STACK1
+ CONDUCTOR=(SHAPE=RECT3, ORIGIN=(-gap-5*(w1+w2),dlayer+h)
+ MATERIAL=conductor, TYPE=REFERENCE)
+ CONDUCTOR=(SHAPE=RECT1, ORIGIN=(0,dlayer+h)
+ MATERIAL=conductor, TYPE=SIGNAL)
+ CONDUCTOR=(SHAPE=RECT2, ORIGIN=(w1+sep,dlayer+h)
+ MATERIAL=conductor, TYPE=SIGNAL)
+ CONDUCTOR=(SHAPE=RECT3, ORIGIN=(w1+sep+w2+gap, dlayer+h)
+ MATERIAL=conductor, TYPE=REFERENCE)

```

*n1* and *n3* are the names of the input nodes. *n2* and *n4* are the corresponding output nodes. The entry **N=2** is required.

The entry **FSmodel=***modelname* links the field solver coplanar waveguide instance to the model code.

**Table 34: Asymmetric Coupled Line, Electrical Length, Field Solver Instance Parameters**

Parameter	Description	Units	Default
<b>E</b>	Electrical length	Degree	45
<b>F</b>	Reference frequency for electrical length	Hertz	1e9
<b>N</b>	Number of lines (must be 2)	None	2
<b>material</b>	Conductor material	None	cond1
<b>conductivity</b>	Conductivity of conductor material		57.6e6



<b>dielectric</b>	Dielectric material	None	diel1
<b>er</b>	Dielectric constant		2.2
<b>losstangent</b>	Dielectric loss tangent		0
<b>w1</b>	Width of first conductor	Meter	1e-3
<b>w2</b>	Width of second conductor	Meter	1e-3
<b>gap</b>	Gap width between outer conductors and grounds	Meter	1e-3
<b>sep</b>	Spacing between conductors	Meter	1e-3

**Note:**

The default values for the coupled line are the ones assigned when placing a component from the Component library in a schematic. There are NO defaults for netlist designs; all values must be specified.

**Netlist Example**

```



W3 Port1 Port2 0 net_1911 net_2 0 N=2
+ L=' (45*3e8) / (360*1e9*SQRT(4.4))
+ FModel=GCPW1

.MATERIAL COPPER METAL CONDUCTIVITY=58000000
.MATERIAL dielectric1 DIELECTRIC ER=4.4 LOSSTANGENT=0.02
.SHAPE RECT1 RECTANGLE WIDTH=0.001 HEIGHT=0.002
.SHAPE RECT2 RECTANGLE WIDTH=0.002 HEIGHT=0.002
.SHAPE RECT3 RECTANGLE WIDTH='5*(.001+.002)' HEIGHT=0.002
.LAYERSTACK STACK1
+ LAYER=(COPPER,0.002)
+ LAYER=(dielectric1,0.010)
.MODEL GCPW1 W MODELTYPE=Fieldsolver
+ LAYERSTACK=STACK1
+ CONDUCTOR=(SHAPE=RECT3,
+ ORIGIN=('-.005-5*(.001+.002)', .010+.002)
+ MATERIAL=conductor, TYPE=REFERENCE)
+ CONDUCTOR=(SHAPE=RECT1, ORIGIN=(0, .010+.002)
+ MATERIAL=conductor, TYPE=SIGNAL)
+ CONDUCTOR=(SHAPE=RECT2, ORIGIN=(' .001+.003', .010+.002)
+ MATERIAL=conductor, TYPE=SIGNAL)
+ CONDUCTOR=(SHAPE=RECT3,
+ ORIGIN=(' .001+.003+.002+.005', .010+.002)

```

+ MATERIAL=conductor, TYPE=REFERENCE)

## Lange Coupler, Physical Length



### Netlist Format

A Lange coupler, physical length instance has the following netlist format:

**AGCPWLANG***xxx n1 n2 n3 n4 N=4 W=val S=val P=val*

**WF=val GF=val WA=val HA=val SO=val**  
 + **COMPONENT=gcpwlange\_physical SUBSTRATE=substrate\_name**

*n1, n2, n3, and n4* are the names of the nodes attached to the coupler. The entry **COMPONENT=gcpwlange\_physical** identifies the element.

The **SUBSTRATE=substrate\_name** is the grounded coplanar waveguide substrate model name selected for the design (see "[Grounded Coplanar Waveguide Substrate Model](#)" on page 11-51 for details).

**Table 35: Lange Coupler, Physical Length Instance Parameters**

Parameter	Description	Unit	Default
<b>N</b>	Number of lines. Must be 4.	None	4
<b>W</b>	Conductor width	Meter	1e-3
<b>S</b>	Conductor spacing	Meter	1e-3
<b>P</b>	Physical length	Meter	10e-3
<b>WF</b>	Center conductor width of feeding lines	Meter	0.5e-3
<b>GF</b>	Slot width of feeding lines	Meter	0.5e-3
<b>WA</b>	Width of air bridges	Meter	0.1e-3
<b>HA</b>	Height of air bridges	Meter	0.1e-3
<b>SO</b>	Distance to ground plane	Meter	1e-3

### Netlist Example

```
AGCPWLANG1 Port1 Port2 Port3 Port4 N=4 W=1e-3 S=.2e-3 P=10e-3
+ COMPONENT=gcpwlange_physical SUBSTRATE=GCPW1
```



where GCPW1, the selected layout technology or substrate type, has a definition such as:

```
.SUB GCPW1 GCPW(
+ H=0.001524 Er=4.4 TAND=0.02 HU=2.54E-4
+ MET1=1.724137931034483 T1=2.54e-5 RGH=0)
```

### Notes

1. The conductor width of all fingers is *W*. The distance between all fingers is *S*.
2. The number of fingers, *N*, must be 4.
3. Port 1 is the input port, port 2 is the coupled port, port 3 is the through port, and port 4 is the isolated port.
4. The length of air bridges used to approximate their parasitic effects, is  $2*(W+S)$ .

## Lange Coupler, Electrical Length



### Netlist Format

A Lange coupler, electrical length instance has the following netlist format:

```

AGCPWLANGExxx n1 n2 n3 n4 N=4 W=val S=val E=val F=val
WF=val GF=val WA=val HA=val SO=val
COMPONENT=gcpwlange_electrical SUBSTRATE=substrate_name
    
```

$n1$ ,  $n2$ ,  $n3$ , and  $n4$  are the names of the nodes attached to the coupler. The entry **COMPONENT=gcpwlange\_electrical** identifies the element.

The **SUBSTRATE=substrate\_name** is the grounded coplanar waveguide substrate model name selected for the design (see "[Grounded Coplanar Waveguide Substrate Model](#)" on page 11-51 for details).

**Table 36: Lange Coupler, Electrical Length Instance Parameters**

Parameter	Description	Unit	Default
<b>N</b>	Number of lines. Must be 4.	None	4
<b>W</b>	Conductor width	Meter	1e-3
<b>S</b>	Conductor spacing	Meter	1e-3
<b>E</b>	Physical length	Degree	90
<b>F</b>	Frequency at which E is taken	Hz	1e9
<b>WF</b>	Center conductor width of feeding lines	Meter	0.5e-3
<b>GF</b>	Slot width of feeding lines	Meter	0.5e-3
<b>WA</b>	Width of air bridges	Meter	0.1e-3
<b>HA</b>	Height of air bridges	Meter	0.1e-3
<b>SO</b>	Distance to ground plane	Meter	1e-3

### Netlist Example

```
AGCPWLANGE1 Port1 Port2 Port3 Port4 N=4 W=1e-3 S=.2e-3 E=75
+ COMPONENT=gcpwlange_electrical SUBSTRATE=GCPW1
```



where GCPW1, the selected layout technology or substrate type, has a definition such as:

```
.SUB GCPW1 GCPW(
+ H=0.001524 Er=4.4 TAND=0.02 HU=2.54E-4
+ MET1=1.724137931034483 T1=2.54e-5 RGH=0)
```

### Notes

1. The conductor width of all fingers is  $W$ . The distance between all fingers is  $S$ .
2. The number of fingers,  $N$ , must be 4.
3. Port 1 is the input port, port 2 is the coupled port, port 3 is the through port, and port 4 is the isolated port.
4. The length of air bridges used to approximate their parasitic effects, is  $2*(W+S)$ .

## Rectangular Inductor



### Netlist Format

An instance of a grounded coplanar waveguide rectangular inductor has the following netlist syntax:

```
Axxx n1 N=val D=val W=val S=val] HA=val WA=val SG=val T=val]
```

```
RB=val COMPONENT=gcpwreci SUBSTRATE=substrate_name
```

$n1$  is the name of the node attached to the rectangular inductor. The entry **COMPONENT=gcpwreci** identifies the element as a grounded coplanar waveguide open stub, physical length.

The **SUBSTRATE=substrate\_name** is the grounded coplanar waveguide substrate model name selected for the design (see "[Grounded Coplanar Waveguide Substrate Model](#)" on page 11-51 for details).

**Table 37: Grounded Coplanar Waveguide Rectangular Inductor Instance Parameters**

Parameter	Description	Units	Default
<b>N</b>	Number of turns	None	5.5
<b>D</b>	Spiral outer dimension	Meter	10e-3
<b>W</b>	Conductor width	Meter	0.5e-3
<b>S</b>	Spacing between turns	Meter	0.2e-3
<b>HA</b>	Height of air bridge	Meter	3.0e-6
<b>WA</b>	Width of air bridge	Meter	10e-6
<b>SG</b>	Distance to ground plane	Meter	0.5e-6
<b>T</b>	Conductor thickness	Meter	Substrate Metallization
<b>RB</b>	Bulk resistivity	$\mu$ -Ohm/cm	Substrate Metallization

### Netlist Example

```
A2 Port1 Port2 D=6e-3 N=3 W=0.3e-3 S=0.3e-3 HA=0.11e-3
WA=0.21e-3 SG=2e-3 COMPONENT=gcpwreci SUBSTRATE=GCPW1
```


where GCPW1, the selected layout technology or substrate type, has a definition such as:

```
.SUB GCPW1 GCPW(
+ H=0.001524 Er=4.4 TAND=0.02 HU=2.54E-4
+ MET1=1.724137931034483 T1=2.54e-5 RGH=0)
```

### Notes

1. This model is not recommended beyond the first resonant frequency.
2. The model is restricted to a square GCPW spiral.
3. An error occurs if the size of the inductor cannot accommodate the specified number of turns.
4. The number of turns  $N$  has to be an integer multiple of half a turn, i.e., 0.5, 1, 1.5, ...

## Thin Film Resistor



### Netlist Format

An instance of a grounded coplanar waveguide thin film resistor has the following netlist syntax:

```
AGCPWTFRxxx n1 n2 W=val G=val P=val RB=val T=val
COMPONENT=gcpw_thinfilm_rb SUBSTRATE=substrate_name
```

$n1$  and  $n2$  are the names of the nodes attached to the resistor. The entry **COMPONENT=gcpw\_thinfilm\_rb** identifies the element.

The **SUBSTRATE=substrate\_name** is the grounded coplanar waveguide substrate model name selected for the design (see "[Grounded Coplanar Waveguide Substrate Model](#)" on page 11-51 for details).

**Table 38: Grounded Coplanar Waveguide Thin-Film Resistor Instance Parameters**

Parameter	Description	Units	Default
<b>W</b>	Width of center conductor	Meter	1.0e-3
<b>G</b>	Slot gap width	Meter	1.0e-3
<b>P</b>	Physical length	Meter	1.0e-3
<b>RB</b>	Bulk resistivity	$\mu\text{ohm-cm}$	300
<b>T</b>	Thickness of thin-film resistor	Meter	1e-3

### Netlist Example

```
AGCPWTFR5 net1 net5 W=0.75e-3 G=1.1e-3 P=2.5e-3 T=1.75e-4
+ COMPONENT=gcpw_thinfilm_rb SUBSTRATE=GCPW1
```

where GCPW1, the selected layout technology or substrate type, has a definition such as:


```
.SUB GCPW1 GCPW(
+ H=0.001524 Er=4.4 TAND=0.02 HU=2.54E-4
+ MET1=1.724137931034483 T1=2.54e-5 RGH=0)
```



## Notes

1. A lossy transmission line is used to model the TFR section. Distributed effects are thus taken into consideration.
2. The user needs to define the GCPW steps, if any. They are not included in the TFR model.

## Open Stub, Physical Length



## Netlist Format

An instance of a grounded coplanar waveguide open stub, physical length has the following netlist syntax:

```
Axxx n1 [W=val] [G=val] [P=val] [GAP=val]
+ COMPONENT=gcpw_open_stub_physical SUBSTRATE=substrate_name
```

$n1$  is the name of the node attached to the open stub. The entry **COMPONENT=gcpw\_open\_stub\_physical** identifies the element as a grounded coplanar waveguide open stub, physical length.

The **SUBSTRATE=**substrate\_name is the grounded coplanar waveguide substrate model name selected for the design (see "[Grounded Coplanar Waveguide Substrate Model](#)" on page 11-51 for details).

**Table 39: Grounded Coplanar Waveguide Open Stub, Physical Length Instance Parameters**

Parameter	Description	Units	Default
<b>W</b>	Width of center conductor	Meter	1.0e-3
<b>G</b>	Slot gap width	Meter	1.0e-3
<b>P</b>	Physical length	Meter	5.0e-3
<b>GAP</b>	Gap width at end of CPW line	Meter	1.0e-3

### Netlist Example

```
A5 Port1 W=0.75e-3 G=1.1e-3 P=2.5e-3 GAP=1.75e-3
COMPONENT=gcpw_open_stub_physical SUBSTRATE=GCPW1
```


where GCPW1, the selected layout technology or substrate type, has a definition such as:


```
.SUB GCPW1 GCPW(
+ H=0.001524 Er=4.4 TAND=0.02 HU=2.54E-4
+ MET1=1.724137931034483 T1=2.54e-5 RGH=0)
```

### Notes

1. The substrate thickness must be larger than  $(W + 2 \cdot G)$ , so the effect of the lower ground plane is negligible.
2. The physical model using physical length includes the open end length correction.
3. The GCPWOST model is equivalent to a transmission line followed by an open model. This is also true in the case of negative length specifications which are used for de-embedding.

## Open Stub, Physical Length with Reference





### Netlist Format

An instance of a grounded coplanar waveguide open stub, physical length with reference has the following netlist syntax:

```
Axxx n1 n2 [W=val] [G=val] [P=val] [GAP=val]
```

```
COMPONENT=gcpw_open_stub_physical SUBSTRATE=substrate_name
```

$n1$  is the name of the node attached to the open stub.  $n2$  is the reference node. The entry **COMPONENT=gcpw\_open\_stub\_physical** identifies the element as a grounded coplanar waveguide open stub, physical length.

The **SUBSTRATE=substrate\_name** is the grounded coplanar waveguide substrate model name selected for the design (see "[Grounded Coplanar Waveguide Substrate Model](#)" on page 11-51 for details).

**Table 40: Grounded Coplanar Waveguide Open Stub, Physical Length with Reference Instance Parameters**

Parameter	Description	Units	Default
<b>W</b>	Width of center conductor	Meter	1.0e-3
<b>G</b>	Slot gap width	Meter	1.0e-3
<b>P</b>	Physical length	Meter	5.0e-3
<b>GAP</b>	Gap width at end of CPW line	Meter	1.0e-3

### Netlist Example

```
A5 Port1 Port2 W=0.75e-3 G=1.1e-3 P=2.5e-3 GAP=1.75e-3
COMPONENT=gcpw_open_stub_physical SUBSTRATE=GCPW1
```


where GCPW1, the selected layout technology or substrate type, has a definition such as:

```
.SUB GCPW1 GCPW(
+ H=0.001524 Er=4.4 TAND=0.02 HU=2.54E-4
+ MET1=1.724137931034483 T1=2.54e-5 RGH=0)
```

### Notes

1. The substrate thickness must be larger than  $(W + 2 \cdot G)$ , so the effect of the lower ground plane is negligible.
2. The physical model using physical length includes the open end length correction.
3. The GCPWOST model is equivalent to a transmission line followed by an open model. This is also true in the case of negative length specifications which are used for de-embedding.

## Open Stub, Electrical Length



### Netlist Format

An instance of a grounded coplanar waveguide open stub, electrical length has the following netlist syntax:

```
Axxx n1 [W=val] [G=val] [GAP=val] [E=val] [F=val]
+ COMPONENT=gcpw_open_stub_e SUBSTRATE=substrate_name
```

$n1$  is the name of the node attached to the open stub. The entry **COMPONENT=gcpw\_open\_stub\_e** identifies the element as a grounded coplanar waveguide open stub, electrical length.

The **SUBSTRATE=substrate\_name** is the coplanar waveguide substrate model name selected for the design (see "[Grounded Coplanar Waveguide Substrate Model](#)" on page 11-51 for details).

**Table 41: Grounded Coplanar Waveguide Open Stub, Electrical Length Instance Parameters**

Parameter	Description	Units	Default
<b>W</b>	Width of center conductor	Meter	1.0e-3
<b>G</b>	Slot gap width	Meter	1.0e-3
<b>GAP</b>	Gap width at end of CPW line	Meter	1.0e-3
<b>E</b>	Electrical length	Degree	45
<b>F</b>	Reference frequency for E	Hz	1.0e9

### Netlist Example

```
A5 Port1 W=0.75e-3 G=1.1e-3 GAP=1.75e-3 E=50 F=2.0e9
COMPONENT=gcpw_open_stub_e SUBSTRATE=GCPW1
```


where GCPW1, the selected layout technology or substrate type, has a definition such as:

```
.SUB GCPW1 GCPW(
+ H=0.001524 Er=4.4 TAND=0.02 HU=2.54E-4
+ MET1=1.724137931034483 T1=2.54e-5 RGH=0)
```

### Notes

1. The substrate thickness must be larger than  $(W + 2*G)$ , so the effect of the lower ground plane is negligible.
2. The physical model using physical length includes the open end length correction.
3. The GCPWOSTE model is equivalent to a transmission line followed by an open model. This is also true in the case of negative length specifications which are used for de-embedding.

## Open Stub, Electrical Length with Reference



### Netlist Format

An instance of a grounded coplanar waveguide open stub, electrical length with reference has the following netlist syntax:

```
Axxx n1 n2 [W=val] [G=val] [GAP=val] [E=val] [F=val]
+ COMPONENT=gcpw_open_stub_e SUBSTRATE=substrate_name
```

*n1* is the name of the node attached to the open stub. *n2* is the reference node. The entry **COMPONENT=gcpw\_open\_stub\_e** identifies the element as a grounded coplanar waveguide open stub, electrical length.

The **SUBSTRATE=substrate\_name** is the coplanar waveguide substrate model name selected for the design (see "[Grounded Coplanar Waveguide Substrate Model](#)" on page 11-51 for details).

**Table 42: Grounded Coplanar Waveguide Open Stub, Electrical Length with Reference Instance Parameters**

Parameter	Description	Units	Default
<b>W</b>	Width of center conductor	Meter	1.0e-3
<b>G</b>	Slot gap width	Meter	1.0e-3
<b>GAP</b>	Gap width at end of CPW line	Meter	1.0e-3
<b>E</b>	Electrical length	Degree	45
<b>F</b>	Reference frequency for E	Hertz	1.0e9

### Netlist Example

```
A5 Port1 Port2 W=0.75e-3 G=1.1e-3 GAP=2.5e-3 E=50 F=2.0e9
COMPONENT=gcpw_open_stub_e SUBSTRATE=GCPW1
```


where CPW1, the selected layout technology or substrate type, has a definition such as:

```
.SUB GCPW1 GCPW(
+ H=0.001524 Er=4.4 TAND=0.02 HU=2.54E-4
+ MET1=1.724137931034483 T1=2.54e-5 RGH=0)
```

### Notes

1. The substrate thickness must be larger than  $(W + 2 \cdot G)$ , so the effect of the lower ground plane is negligible.
2. The physical model using physical length includes the open end length correction.
3. The GCPWOSTE model is equivalent to a transmission line followed by an open model. This is also true in the case of negative length specifications which are used for de-embedding.

## Shorted Stub, Physical Length



### Netlist Format

An instance of a grounded coplanar waveguide shorted stub, physical length has the following netlist syntax:

```
Axxx n1 [W=val] [G=val] [P=val]
+ COMPONENT=gcpw_short_stub_physical SUBSTRATE=substrate_name
```

$n1$  is the name of the node attached to the shorted stub. The entry **COMPONENT=gcpw\_short\_stub\_physical** identifies the element as a grounded coplanar waveguide shorted stub, physical length.

The **SUBSTRATE=substrate\_name** is the coplanar waveguide substrate model name selected for the design (see "[Grounded Coplanar Waveguide Substrate Model](#)" on page 11-51 for details).

**Table 43: Grounded Coplanar Waveguide Shorted Stub, Physical Length Instance Parameters**

Parameter	Description	Units	Default
<b>W</b>	Width of center conductor	Meter	1.0e-3
<b>G</b>	Slot gap width	Meter	1.0e-3
<b>P</b>	Physical length	Meter	1.0e-3

### Netlist Example

```
A5 Port1 W=0.75e-3 G=1.1e-3 P=2.5e-3
COMPONENT=gcpw_short_stub_physical SUBSTRATE=GCPW1
```

where GCPW1, the selected layout technology or substrate type, has a definition such as:

```
.SUB GCPW1 GCPW(
+ H=0.001524 Er=4.4 TAND=0.02 HU=2.54E-4
+ MET1=1.724137931034483 T1=2.54e-5 RGH=0)
```


### Notes

1. The substrate thickness must be larger than  $(W + 2 \cdot G)$ , so the effect of the lower ground plane is negligible.
2. This model includes the short end length correction.

## Shorted Stub, Physical Length with Reference







### Netlist Format

An instance of a grounded coplanar waveguide shorted stub, physical length with reference has the following netlist syntax:

```
Axxx n1 n2 [W=val] [G=val] [P=val]
+ COMPONENT=gcpw_short_stub_physical SUBSTRATE=substrate_name
```

$n1$  is the name of the node attached to the open stub.  $n2$  is the reference node. The entry **COMPONENT=gcpw\_short\_stub\_physical** identifies the element as a grounded coplanar waveguide shorted stub, physical length.

The **SUBSTRATE=substrate\_name** is the grounded coplanar waveguide substrate model name selected for the design (see "[Grounded Coplanar Waveguide Substrate Model](#)" on page 11-51 for details).

**Table 44: Grounded Coplanar Waveguide Shorted Stub, Physical Length with Reference Instance Parameters**

Parameter	Description	Units	Default
<b>W</b>	Width of center conductor	Meter	1.0e-3
<b>G</b>	Slot gap width	Meter	1.0e-3
<b>P</b>	Physical length	Meter	1.0e-3

### Netlist Example

```
A5 Port1 Port2 W=0.75e-3 G=1.1e-3 P=2.5e-3
COMPONENT=gcpw_short_stub_physical SUBSTRATE=GCPW1
```


where GCPW1, the selected layout technology or substrate type, has a definition such as:

```
.SUB GCPW1 GCPW(
+ H=0.001524 Er=4.4 TAND=0.02 HU=2.54E-4
+ MET1=1.724137931034483 T1=2.54e-5 RGH=0)
```

### Notes

1. The substrate thickness must be larger than  $(W + 2 \cdot G)$ , so the effect of the lower ground plane is negligible.
2. This model includes the short end length correction.

## Shorted Stub, Electrical Length



### Netlist Format

An instance of a grounded coplanar waveguide shorted stub, electrical length has the following netlist syntax:

```
Axxx n1 [W=val] [G=val] [E=val] [F=val]
```

```
COMPONENT=gcpw_short_stub_electrical SUBSTRATE=substrate_name
```

$n1$  is the name of the node attached to the shorted stub. The entry **COMPONENT=gcpw\_short\_stub\_electrical** identifies the element as a grounded coplanar waveguide shorted stub, electrical length.

The **SUBSTRATE=substrate\_name** is the grounded coplanar waveguide substrate model name selected for the design (see "[Grounded Coplanar Waveguide Substrate Model](#)" on page 11-51 for details).

**Table 45: Grounded Coplanar Waveguide Shorted Stub, Electrical Length Instance Parameters**

Parameter	Description	Units	Default
<b>W</b>	Width of center conductor	Meter	1.0e-3
<b>G</b>	Slot gap width	Meter	1.0e-3
<b>E</b>	Electrical length	Degree	45
<b>F</b>	Reference frequency for E	Hz	1.0e9

### Netlist Example

```
A5 Port1 W=0.75e-3 G=1.1e-3 E=50 F=2.039
COMPONENT=gcpw_short_stub_electrical SUBSTRATE=GCPW1
```

where GCPW1, the selected layout technology or substrate type, has a definition such as:


```
.SUB GCPW1 GCPW(
+ H=0.001524 Er=4.4 TAND=0.02 HU=2.54E-4
+ MET1=1.724137931034483 T1=2.54e-5 RGH=0)
```

### Notes

1. The substrate thickness must be larger than  $(W + 2 \cdot G)$ , so the effect of the lower ground plane is negligible.
2. This model includes the short end length correction.

## Shorted Stub, Electrical Length with Reference





### Netlist Format

An instance of a grounded coplanar waveguide shorted stub, electrical length with reference has the following netlist syntax:

```
Axxx n1 n2 [W=val] [G=val] [E=val] [F=val]
+ COMPONENT=gcpw_short_stub_electrical SUBSTRATE=substrate_name
```

$n1$  is the name of the node attached to the shorted stub.  $n2$  is the reference node. The entry **COMPONENT=gcpw\_short\_stub\_electrical** identifies the element as a grounded coplanar waveguide shorted stub, electrical length.

The **SUBSTRATE=substrate\_name** is the grounded coplanar waveguide substrate model name selected for the design (see "[Grounded Coplanar Waveguide Substrate Model](#)" on page 11-51 for details).

**Table 46: Grounded Coplanar Waveguide Shorted Stub, Electrical Length with Reference Instance Parameters**

Parameter	Description	Units	Default
<b>W</b>	Width of center conductor	Meter	1.0e-3
<b>G</b>	Slot gap width	Meter	1.0e-3
<b>E</b>	Electrical length	Degree	45
<b>F</b>	Reference frequency for E	Hertz	1.0e9

### Netlist Example

```
A5 Port1 Port2 W=0.75e-3 G=1.1e-3 E=50 F=.0e9
COMPONENT=gcpw_short_stub_electrical SUBSTRATE=GCPW1
```



where GCPW1, the selected layout technology or substrate type, has a definition such as:

```
.SUB GCPW1 GCPW(
+ H=0.001524 Er=4.4 TAND=0.02 HU=2.54E-4
+ MET1=1.724137931034483 T1=2.54e-5 RGH=0)
```

### Notes

1. The substrate thickness must be larger than  $(W + 2 \cdot G)$ , so the effect of the lower ground plane is negligible.
2. This model includes the short end length correction.

## Tapered Line



Grounded Coplanar Waveguide Elements 11-41

## Netlist Format

An instance of a grounded coplanar waveguide tapered line has the following netlist syntax:

```
Axxx n1 n2 [W1=val] [W2=val] [G1=val] [G2=val] [P=val]
[TAPER="LINWIDTH"|"EXPWIDTH"]
+ COMPONENT=gcpw_tapered_line SUBSTRATE=substrate_name
```

$n1$  and  $n2$  are the names of the nodes attached to the transmission line. The entry **COMPONENT=gcpw\_tapered\_line** identifies the element as a grounded coplanar waveguide transmission line, physical length.

The **SUBSTRATE=substrate\_name** is the grounded coplanar waveguide substrate model name selected for the design (see "[Grounded Coplanar Waveguide Substrate Model](#)" on page 11-51 for details).

**Table 47: Grounded Coplanar Waveguide Tapered Line Instance Parameters**

Parameter	Description	Units	Default
<b>W1</b>	Width of node 1 conductor	Meter	1.0e-3
<b>W2</b>	Width of node 2 conductor	Meter	2.0e-3
<b>G1</b>	Slot width at node 1	Meter	0.5e-3
<b>G2</b>	Slot width at node 2	Meter	0.75e-3
<b>P</b>	Physical length	Meter	1.0e-2

## Netlist Example


```
A5 Port1 Port2 W1=0.75e-3 W2=1.5e-3 G1=1.1e-3 G2=2.1e-3 P=2e-2
+ COMPONENT=gcpw_tapered_line SUBSTRATE=GCPW1
```

where GCPW1, the selected layout technology or substrate type, has a definition such as:

```
.SUB GCPW1 GCPW(
+ H=0.001524 Er=4.4 TAND=0.02 HU=2.54E-4
+ MET1=1.724137931034483 T1=2.54e-5 RGH=0)
```

## Transmission Line, Physical Length





### Netlist Format

An instance of a grounded coplanar waveguide transmission line, physical length has the following netlist syntax:

```
Axxx n1 n2 [W=val] [G=val] [P=val]
+ COMPONENT=gcpwtrl SUBSTRATE=substrate_name
```

$n1$  and  $n2$  are the names of the nodes attached to the transmission line. The entry **COMPONENT=gcpwtrl** identifies the element as a grounded coplanar waveguide transmission line, physical length.

The **SUBSTRATE=substrate\_name** is the grounded coplanar waveguide substrate model name selected for the design (see "[Grounded Coplanar Waveguide Substrate Model](#)" on page 11-51 for details).

**Table 48: Grounded Coplanar Waveguide Transmission Line, Physical Length Instance Parameters**

Parameter	Description	Units	Default
<b>W</b>	Width of center conductor	Meter	1.0e-3
<b>G</b>	Slot gap width	Meter	1.0e-3
<b>P</b>	Physical length	Meter	1.0e-2

### Netlist Example

```
A5 Port1 Port2 W=0.75e-3 G=1.1e-3 P=2e-2 COMPONENT=gcpwtrl
SUBSTRATE=GCPW1
```


where GCPW1, the selected layout technology or substrate type, has a definition such as:

```
.SUB GCPW1 GCPW(
+ H=0.001524 Er=4.4 TAND=0.02 HU=2.54E-4
+ MET1=1.724137931034483 T1=2.54e-5 RGH=0)
```

### Notes

1. Conformal mapping technique is used in the analysis, in which quasi-TEM behavior is assumed. Dispersion is not included in the model.

## Transmission Line, Physical Length with Reference



### Netlist Format

An instance of a grounded coplanar waveguide transmission line, physical length with reference has the following netlist syntax:



```
Axxx n1 n2 n3 n4 [W=val] [G=val]
+ COMPONENT=gcpwtrl SUBSTRATE=substrate_name
```

$n1$  and  $n2$  are the names of the nodes attached to the transmission line.  $n3$  and  $n4$  are the reference nodes. The entry **COMPONENT=gcpwtrl** identifies the element as a grounded coplanar waveguide transmission line, physical length.

The **SUBSTRATE=substrate\_name** is the grounded coplanar waveguide substrate model name selected for the design (see "[Grounded Coplanar Waveguide Substrate Model](#)" on page 11-51 for details).

**Table 49: Grounded Coplanar Waveguide Transmission Line, Physical Length with Reference Instance Parameters**

Parameter	Description	Units	Default
<b>W</b>	Width of center conductor	Meter	1.0e-3
<b>G</b>	Slot gap width	Meter	1.0e-3
<b>P</b>	Physical length	Meter	1.0e-2

### Netlist Example

```
A5 Port1 Port2 Port3 Port4 W=0.75e-3 G=1.1e-3 P=2e-2
COMPONENT=gcpwtrl SUBSTRATE=GCPW1
```

where GCPW1, the selected layout technology or substrate type, has a definition such as:


```
.SUB GCPW1 GCPW(
+ H=0.001524 Er=4.4 TAND=0.02 HU=2.54E-4
+ MET1=1.724137931034483 T1=2.54e-5 RGH=0)
```

### Notes

1. Conformal mapping technique is used in the analysis, in which quasi-TEM behavior is assumed. Dispersion is not included in the model.

## Transmission Line, Electrical Length





### Netlist Format

An instance of a coplanar waveguide transmission line, electrical length has the following netlist syntax:

```
Axxx n1 n2 [W=val] [E=val] [F=val] [G=val]
+ COMPONENT=gcpwtrl_e SUBSTRATE=substrate_name
```

$n1$  and  $n2$  are the names of the nodes attached to the bend. The entry **COMPONENT=gcpwtrl\_e** identifies the element as a grounded coplanar waveguide transmission line, electrical length.

The **SUBSTRATE=substrate\_name** is the grounded coplanar waveguide substrate model name selected for the design (see "[Grounded Coplanar Waveguide Substrate Model](#)" on page 11-51 for details).

**Table 50: Grounded Coplanar Waveguide Transmission Line, Electrical Length Instance Parameters**

Parameter	Description	Units	Default
<b>W</b>	Width of center conductor	Meter	1.0e-3
<b>G</b>	Slot gap width	Meter	1.0e-3
<b>E</b>	Electrical length	Degree	45
<b>F</b>	Reference frequency for electrical length	Hertz	1e9

### Netlist Example

```
A5 Port1 Port2 W=0.75e-3 G=1.1e-3 F=2e9 COMPONENT=gcpwtrl_e
SUBSTRATE=GCPW1
```


where GCPW1, the selected layout technology or substrate type, has a definition such as:

```
.SUB GCPW1 GCPW(
+ H=0.001524 Er=4.4 TAND=0.02 HU=2.54E-4
+ MET1=1.724137931034483 T1=2.54e-5 RGH=0)
```

### Notes

1. Conformal mapping technique is used in the analysis, in which quasi-TEM behavior is assumed. Dispersion is not included in the model.

## Transmission Line, Electrical Length with Reference



### Netlist Format

An instance of a grounded coplanar waveguide transmission line, electrical length with reference has the following netlist syntax:

```
Axxx n1 n2 n3 n4 [W=val] [E=val] [F=val] [G=val]
+ COMPONENT=gcpwtrl_e SUBSTRATE=substrate_name
```

$n1$  and  $n2$  are the names of the nodes attached to the bend.  $n3$  and  $n4$  are the reference nodes. The entry **COMPONENT=gcpwtrl\_e** identifies the element as a coplanar waveguide transmission line, electrical length.

The **SUBSTRATE**=*substrate\_name* is the coplanar waveguide substrate model name selected for the design (see "[Grounded Coplanar Waveguide Substrate Model](#)" on page 11-51 for details).

**Table 51: Grounded Coplanar Waveguide Transmission Line, Electrical Length with Reference Instance Parameters**

Parameter	Description	Units	Default
<b>W</b>	Width of center conductor	Meter	1.0e-3
<b>G</b>	Slot gap width	Meter	1.0e-3
<b>E</b>	Electrical length	Degree	45
<b>F</b>	Reference frequency for electrical length	Hertz	1e9

### Netlist Example

```
A5 Port1 Port2 Port3 Port4 W=0.75e-3 G=1.1e-3 F=2e9
+ COMPONENT=gcpwtrl_e SUBSTRATE=GCPW1
```

where GCPW1, the selected layout technology or substrate type, has a definition such as:

```
.SUB GCPW1 GCPW(
+ H=0.001524 Er=4.4 TAND=0.02 HU=2.54E-4
+ MET1=1.724137931034483 T1=2.54e-5 RGH=0)
```

### Notes

1. Conformal mapping technique is used in the analysis, in which quasi-TEM behavior is assumed. Dispersion is not included in the model.

## Selecting None for the Initial Substrate

For Nexxim designs that are created with the **Schematic Editor**, the initial selection of a global substrate type is made on the **Choose Layout Technology** window that appears when you select Insert Nexxim Circuit Design on the Project menu.

However, no grounded coplanar waveguide substrates are available in the **Choose Layout Technology** window.


If you wish to use a grounded coplanar waveguide substrate, you must create it as a custom substrate type.

In the **Choose Layout Technology** window, click **None**. The schematic design opens, but no substrate type is applied to instances of distributed elements until you create a custom substrate type.

"Creating a Custom Grounded Coplanar Waveguide Substrate " below for details.

## Creating a Custom Grounded Coplanar Waveguide Substrate

To create a grounded coplanar waveguide substrate definition, open the Nexxim design icon (e.g., "Nexxim1"), then right-click the **Data** field and select **Add Substrate Definition** to open the **Substrate Definition** window. Specify the name of your new substrate (the following example uses the name "GCPW1").



**Substrate Definition**

Substrate Name:

Substrate Type:

Dielectric

H:  mm

Er:

TAND:

HU:  mm

Trace Metallization

	Material	Resistivity	Thickness	Unit
1	copper	1.724138	0.7	mil
2				
3				

Roughness:

Select **Grounded Coplanar Waveguide** as the **Substrate Type**. Complete the specifications for the **Dielectric** and the **Trace Metallization**.

(see the "[Grounded Coplanar Waveguide Substrate Model](#)" on the facing page help topic for guidelines on defining grounded coplanar waveguide substrates.


When the substrate definition is complete, click **OK**.

If you selected **None** for the global substrate type in the **Choose Layout Technology** window, the custom grounded coplanar waveguide substrate becomes the global substrate type.

When an element is instantiated, it includes a **SUBSTRATE=substrate\_name** entry in its netlist syntax. **Electronics Desktop** automatically inserts the global *substrate\_name* into the internal netlist entry for the instantiated element.

## Selecting a Grounded Coplanar Waveguide Substrate at the Component Level

To specify a custom substrate type, or to change to a different predefined substrate type, you must make the assignment individually for each component. Double-click the distributed element to open the **Properties** window:




The **SUB** property identifies the substrate that is currently applied to the element. In the example above, a custom substrate type named "MS\_custom" appears as the value of the **SUB** property.

To change to a grounded coplanar waveguide substrate, click in the **SUB** Value field and select the grounded coplanar waveguide substrate name as the value of the **SUB** property. Then click **OK**.

**Note:** All distributed elements in a given design must use the same substrate type.

## Grounded Coplanar Waveguide Substrate Model



### Defining a Grounded Coplanar Waveguide Model

To add a grounded coplanar waveguide substrate model to a new Nexxim design, you must define the substrate model. To add a new substrate definition to an existing design, expand the **Project** icon, the **Design** icon. Right-click the **Data** icon and select **Add Substrate Definition** to open the **Substrate Definition** window. Add the substrate name and parameters as appropriate, then click **OK**. A substrate added in this manner requires you to specify the metallization parameters explicitly.

To edit the definition of a substrate, expand the **Project** icon, the **Design** icon, the **Data** icon. Click on the icon for the substrate you wish to edit to open the **Substrate Definition** window. Add or modify the substrate parameters as appropriate, then click **OK**.

### Grounded Coplanar Waveguide Substrate Model Netlist Format

The Grounded Coplanar Waveguide substrate model has the following netlist format:

```
.SUB substrate_name CPW ( [H=val] [HU=val] [ER=val] [TAND=val]
[MET1=val] [T1=val] [MET2=val] [T2=val] [MET3=val] [T3=val]
[RGH=val])
```

The *substrate\_name* is the name for the substrate type used in distributed elements that refer to this substrate definition. The entry **CPW** is required to identify the Coplanar Waveguide substrate type. The **CPW** identifier must immediately follow the *substrate\_name*.

Inside the parentheses, the labeled parameters may be entered in any order.

**Table 52: Grounded Coplanar Waveguide Substrate Parameters**

Parameter	Description	Unit	Default
<b>H</b>	Thickness of dielectric	Meter	1e-3
<b>HU</b>	Spacing between top of dielectric and upper cover	Meter	0.0
<b>ER</b>	Dielectric constant of substrate, $1 \leq ER \leq 128$	None	4.5
<b>TAND</b>	Dielectric loss tangent, [0,0.1]	None	0.0
<b>MET1, MET2, MET3</b>	Resistivity of metal layer 1, 2, 3	$\mu\text{Ohm-cm}$	0.0
<b>T1, T2, T3</b>	Thickness of metal layer 1, 2, 3	Meter	0.0
<b>RGH</b>	RMS surface roughness	Meter	0.0

### Grounded Coplanar Waveguide Substrate Model Netlist Example

```
.SUB GCPW1 GCPW(
+ H=0.001524 HU=0.003 Er=4.4 TAND=0.02
+ MET1=1.724137931034483 T1=2.5400e-005
+ RGH=0)
```



---

# 12 - Lumped Elements General

This topic describes the following general-purpose lumped elements:

["Admittance Inverter"](#) below

["Air Bridge, Rectangular Cross Section"](#) on the next page

["Ideal Choke"](#) on page 12-3

["Crystal, Q, Parallel Resonance"](#) on page 12-4

["Crystal, Q, Series Resonance \(CRYQS\)"](#) on page 12-6

["DC Block for Bias"](#) on page 12-7

["Negative Impedance Converter"](#) on page 12-8

["Terminal to Differential or Common Mode Converter"](#) on page 12-9

["Terminal to Differential and Common Mode Converter"](#) on page 12-12

["Integrator "](#) on page 12-13

["Ideal Impedance"](#) on page 12-14

["Impedance Inverter"](#) on page 12-14

["Phase Shifter"](#) on page 12-18

["Complex Conjugate Pole Pair"](#) on page 12-15

["Complex Conjugate Zero Pair"](#) on page 12-16

["Real Pole"](#) on page 12-16

["Real Zero"](#) on page 12-17


["Transformer, 1 x 1 coils"](#) on page 12-18

["Transformer, 1 x 2 coils"](#) on page 12-19

["Transformer, M x N coils"](#) on page 12-20

["Transformer, Impedance Model"](#) on page 12-22

## Admittance Inverter



### Netlist Syntax

The syntax for the admittance inverter instance is:

```
Axxxx n1 n2 [JINV=val] COMPONENT=admittance_inverter
```

$n1$  is the positive node and  $n2$  is the negative node of the inverter.



Parameter **JINV** is the inverter constant. The default is 0.02.

The entry **COMPONENT=admittance\_inverter** identifies the element.

### Ideal Admittance Inverter Netlist Example

```
Aadinv 1 2 L=0.02 COMPONENT=admittance_inverter
```

## Air Bridge, Rectangular Cross Section



Lumped Elements General 12-2

## Netlist Form

An instance of an air bridge with rectangular cross-section (and no substrate) has the following Nexxim netlist syntax:

```
Axxx n1 n2 [W=val] [T=val] [L=val] [R=val] [H=val]
COMPONENT=jump
```

$n1$  and  $n2$  are the nodes connected to the air bridge. The entry **COMPONENT=jump** identifies the element.


**Table 29: Air Bridge Instance Parameters**

Parameter	Description	Units	Default
<b>W</b>	Width of jumper wire	Meter	0.5e-3
<b>T</b>	Thickness of jumper wire	Meter	0.1e-3
<b>L</b>	Length of jumper wire	Meter	1.0e-3
<b>R</b>	Resistivity of the wire	$\mu\text{Ohm/cm}$	0.0
<b>H</b>	Height of jumper wire above ground plane	Meter	1.0e-3

## Netlist Example

```
Ajumper1 1 2 W=0.3e-3 T=0.05e-3 L=0.8e-3 H=2.86e-3
+ COMPONENT=jump
```

## Ideal Choke



## Ideal Choke Instance Netlist Syntax

An ideal choke is equivalent to an open circuit at AC, and a short circuit at DC. The parameter **L** controls the AC impedance,  $Z=2j\pi \times f \times L$ . The ideal choke is sometimes referred to as a “DC Through.”

The syntax for the ideal choke instance is:


```
Axxxx n1 n2 [L=val] COMPONENT=ideal_choke
```

*n1* is the positive node and *n2* is the negative node of the capacitor. The inductance defaults to 100,000 Henry. The entry **COMPONENT=ideal\_choke** is required to identify the element.

### Ideal Choke Netlist Example

```
Achoke 1 2 L=50000 COMPONENT=ideal_choke
```

## Crystal, Q, Parallel Resonance



### Netlist Form

An instance of a crystal , Q specified, parallel resonance, has the following Nexxim netlist syntax:

```
Axxx n1 n2 C=val FP=val [Q=val] [CO=val] [CL=val] [TC=val]
[MODE=val] [TEMP=val] [F1=val] [F2=val] COMPONENT=crystalqp
```

*n1* and *n2* are the nodes connected to the crystal. The entry **COMPONENT=crystalqp** identifies the element.

**Table 30: Crystal, Q, Parallel Resonance Instance Parameters**

Parameter	Description	Units	Default
<b>C</b>	Motional capacitance	Farad	0.0
<b>FP</b>	Parallel overtone frequency	Hz	0.0
<b>CO</b>	Static capacitance	Farad	0.0
<b>CL</b>	Load capacitance	Farad	0.0
<b>Q</b>	Quality factor at resonant frequency FP	None	0.0
<b>MODE</b>	Overtone (odd number)	None	1
<b>TC</b>	Temperature coefficient in PPM	None	0.0
<b>TEMP</b>	Device temperature	Celsius	25.0

<b>F1</b>	Lower resonant frequency limit	Hz	10
<b>F2</b>	Upper resonant frequency limit	Hz	1e12

### Netlist Example

```
Acryqp1 port1 port2 C=9.5e-27 FP=27e6 CO=2.3e-12 CL=1.8e-11
+ Q=83000 F1=25e6 F2=75e6 COMPONENT=crystalqp
```

### Notes

1. ESR is the equivalent series resistance for the crystal and can be calculated from **Q** factor (specified at resonant frequency **FP**) and the motional capacitance **C** as

$$ESR = 1.0 / (2\pi \times FP \times Q \times C).$$


2. **L** is the crystal's motional inductance and can be calculated from motional capacitance **C** and resonant frequency **FP**.
3. **F1** and **F2** specify the frequency range for crystal device. The motional capacitance and the **Q** of the crystal falls in the manufacture specified value in this frequency range.
4. **TC** is defined in PPM (parts per million). For example, a crystal has nominal value of **FP** at 298 K. At temperature **TEMP**, the resulting value of the series-self resonance frequency,  $F_p$ , is calculated as  

$$F_p = FP \times [1 + (TEMP - 298) \times TC \times 1.0e-6]$$
5. **MODE** is used to specify the crystal's overtone mode and must be an odd positive integer. Setting **MODE** to a value greater than 1 results in series self-resonances at **FP** and at **FP / MODE**. For example, setting **FP** equal to 222 MHz and **MODE** equal to 5 results in series resonances at 222 MHz (the fifth-overtone resonance) and 222/5 MHz, or 44.4 MHz (the fundamental resonance).
6. The load capacitance, **CL**, is an external capacitance that sets a point on the reactance curve at which the crystal resonates. **CL** comprises a combination of the circuit's discrete load capacitance, stray board capacitance, and capacitance from the operation of the Miller effect in active devices. When an oscillator presents some amount of load capacitance to a crystal, the crystal is said to be *parallel-resonant*, and a value of load capacitance, **CL**, must be specified. If the circuit does not exhibit capacitive loading, the crystal is said to be *series-resonant*, and no value of load capacitance is specified. A quartz crystal's parallel-resonance operating frequency **FL** is based on:

$$FL = FP \left( \frac{C}{2(CL + CO) + 1} \right)$$

where **FP** is the series-resonance frequency, **CL** is the crystal load capacitance, **CO** is the crystal shunt capacitance, and **C** is the crystal motional capacitance.

## Crystal, Q, Series Resonance (CRYQS)



### Netlist Form

An instance of a crystal, Q specified, series resonance, has the following Nexxim netlist syntax:

```
Axxx n1 n2 C=val FS=val [Q=val] [CO=val] [TC=val]
[MODE=val] [TEMP=val] [F1=val] [F2=val] COMPONENT=crystalqs
```

*n1* and *n2* are the nodes connected to the crystal. The entry **COMPONENT=crystalqs** identifies the element.

**Table 31: Crystal, Q, Series Resonance Instance Parameters**

Parameter	Description	Units	Default
<b>C</b>	Motional capacitance	Farad	0.0
<b>FS</b>	Series overtone frequency	Hz	0.0
<b>CO</b>	Static capacitance	Farad	0.0
<b>Q</b>	Quality factor at resonant frequency FS	None	0.0
<b>MODE</b>	Overtone (odd number)	None	1
<b>TC</b>	Temperature coefficient in PPM	None	0.0
<b>TEMP</b>	Device temperature	Celsius	25.0
<b>F1</b>	Lower resonant frequency limit	Hz	10
<b>F2</b>	Upper resonant frequency limit	Hz	1e12

### Netlist Example

```
Acryqs1 1 2 C=0.3e-12 Q=132000 FS=273.75e6 MODE=3 TC=50
+ TEMP=50 COMPONENT=crystalqs
```


## Notes

1. ESR is the equivalent series resistance for the crystal and can be calculated from  $Q$  factor (specified at resonant frequency **FS**) and the motional capacitance **C** as

$$ESR = 1.0 / (2\pi \times FS \times Q \times C).$$

2. **L** is the crystal's motional inductance and can be calculated from motional capacitance **C** and resonant frequency **FS**.
3. **F1** and **F2** specify the frequency range for crystal device. The motional capacitance and the  $Q$  of the crystal falls in the manufacture specified value in this frequency range.
4. **TC** is defined in PPM (parts per million). For example, a crystal has nominal value of **FS** at 298 K. At temperature **TEMP**, the resulting value of the series-self resonance frequency,  $F_s$ , is calculated as
 
$$F_s = FS \times [1 + (TEMP - 298) \times TC \times 1.0e-6]$$
5. **MODE** is used to specify the crystal's overtone mode and must be an odd positive integer. Setting **MODE** to a value greater than 1 results in series self-resonances at **FS** and at **FS / MODE**. For example, setting **FS** equal to 222 MHz and **MODE** equal to 5 results in series resonances at 222 MHz (the fifth-overtone resonance) and 222/5 MHz, or 44.4 MHz (the fundamental resonance).

## DC Block for Bias



### DC Block Instance Netlist Syntax

The DC Block device is equivalent to a short circuit at AC, and an open circuit at DC.

The syntax for a DC block device instance is:

```
Axxxx n1 n2 [C=val] COMPONENT=dc_block
```


$n1$  is the positive node and  $n2$  is the negative node of the DC block. The current is assumed to flow from  $n1$  through the capacitor to  $n2$ . The entry **COMPONENT=dc\_block** is required to identify the element.

The capacitance **C** defaults to 100,000 Farad.

### DC Block Device Netlist Example

```
Ablock1 3 4 C=500000
```

## Negative Impedance Converter



### Netlist Form

An instance of a negative impedance converter (NIC) has the following Nexxim netlist syntax:

```
Axxx n1 n2 n3 n4 [TYPE=V|I] [K1=val] [K2=val]  
COMPONENT=negative_impedance_converter
```

*n1*, *n2*, *n3*, and *n4* are the nodes connected to the converter. The entry **COMPONENT=negative\_impedance\_converter** identifies the element.

**Table 32: Negative Impedance Converter Instance Parameters**

Parameter	Description	Units	Default
<b>TYPE</b>	V = Voltage, I = Current	None	V
<b>K1</b>	Voltage transfer ratio	None	1
<b>K2</b>	Current transfer ratio	None	1

### Netlist Example

```
AnicI 1 2 0 0 Type=I K1=1.5 K2=1  
+ COMPONENT=negative_impedance_converter
```

### Notes



1. Absolute values are used for computations. A positive value is used even if K1 and K2 are negative.
2. Values of exactly zero are not allowed for either K1 or K2. If a zero value is supplied or is implied through omission, a value of 1.0e-9 is assigned.
3. For option V:

$$V1 = -|K1| * V2$$


$$I1 = -|K2| * I2$$

4. For option I:

$$V1 = |K1| * V2$$


$$I1 = |K2| * I2$$

## Terminal to Differential or Common Mode Converter



### Selecting Differential or Common Mode Conversion

This component is available for Nexxim schematic designs. Select the component (**SnglNd2DorC**) on the **lumped\_general** category of Nexxim components. In the Property window, click CoSimulator property to display a menu:



**DefaultNetlist** or **DifferentialMode** returns the differential mode on the D terminal.

**CommonMode** returns the common mode on the C terminal.

### Netlist Form

The netlist generated by this component depends on the CoSimulator selection.

With **DefaultNetlist** or **DifferentialMode** selected, the terminal to differential pair converter has the following three-line Nexxim netlist syntax:

```
AxxxAn3 0n1 inet_1 N=2 COMPONENT=transformer1x1
```

```
AxxxBn3 0 inet_1n2 N=2 COMPONENT=transformer1x1
```

```
Rxxx inet_1 0Rterm
```

With **CommonMode** selected, the terminal to common mode converter has the following three-line Nexxim netlist syntax:

```
AxxxA inet_1 0n3 n2 N=2 COMPONENT=transformer1x1
```

```
AxxxB inet_1 0n1 n3 N=2 COMPONENT=transformer1x1
```

```
Rxxx inet_1 0Rterm
```

*n1* (S1), *n2* (S2), and *n3* (D or C) are the nodes connected to the mode converter. The entry **COMPONENT=transformer1x1** identifies the underlying transformers (see **Notes**).

**Table 33: Diff or Common Mode Converter Instance Parameters**

Parameter	Description	Units	Default
<b>CoSimulator</b>	Select Mode: DifferentialMode, CommonMode, or DefaultNetlist (same as DifferentialMode)	None	DefaultNetlist

<b>Rterm</b>	Alternate mode termination impedance	Ohm	25
--------------	--------------------------------------	-----	----

### Netlist Example


```
A2481A net3 0 net1 inet_1 N=2 COMPONENT=transformer1x1
```

```
A2481B net3 0 inet_1 net2 N=2 COMPONENT=transformer1x1
```

```
R2481 inet_1 0 25
```


### Notes

1. The mode converter incorporates two ideal transformers and a resistor. The single-ended terminals (S1 and S2) are converted to either a differential or a common mode terminal (D or C).
2. The equivalent circuit to extract the differential mode is shown in the following figure. Both transformers have 2:1 coupling ratios.




3. The equivalent circuit to extract the common mode is shown in the following figure. Both

transformers have 2:1 coupling ratios.



## Terminal to Differential and Common Mode Converter



### Netlist Form

This component is available for Nexxim schematic designs. Select the component (**SnglNd2DandC**) on the **lumped\_general** category of Nexxim components. The netlist

generated by the terminal to differential and common mode converter has the following two-line Nexxim netlist syntax:

```
AxxxAn2 0n3 n1 N=2 COMPONENT=transformer1x1
```

```
AxxxBn2 0n1 n4 N=2 COMPONENT=transformer1x1
```

$n1$  (C),  $n2$  (D),  $n3$  (S1) and  $n4$  (S2) are the nodes connected to the mode converter. The entry **COMPONENT=transformer1x1** identifies underlying transformers.

### Netlist Example


```
A2485A net2 0 net3 net1 N=2 COMPONENT=transformer1x1
```

```
A2485B net2 0 net1 net4 N=2 COMPONENT=transformer1x1
```

### Notes

1. This mode converter incorporates two ideal transformers. The single-ended terminals (S1 and S2) are converted to both differential and common mode terminals (D and C). The user must supply appropriate terminations.

## Integrator



### Netlist Form

An instance of a  $1/s$  integrator has the following Nexxim netlist syntax:

```
Axxx n1 n2 COMPONENT=ideal_integrator
```

$n1$  and  $n2$  are the nodes connected to the integrator. The entry **COMPONENT=ideal\_integrator** identifies the element.

### Netlist Example

```
A21 11 0 COMPONENT=ideal_integrator
```

### Notes

1. The output is calculated as  $H(s)=1/s$ , where  $s=j2\pi f$  and  $f$  is the operating frequency.

## Ideal Impedance



### Netlist Form

An instance of an ideal impedance has the following Nexxim netlist syntax:

```
Axxx n1 n2 RZ=val IZ=val COMPONENT=impedance
```

$n1$  and  $n2$  are the nodes connected to the impedance. The entry **COMPONENT=impedance** identifies the element.

**Table 34: Ideal Impedance Instance Parameters**

Parameter	Description	Units	Default
RZ	Real part of impedance	Ohm	50
IZ	Imaginary part of impedance	Ohm	0

### Netlist Example

```
A11 1 2 RZ=100 IZ=-0.1 COMPONENT=impedance
```

## Impedance Inverter



### Netlist Syntax

The syntax for the impedance inverter instance is:

```
Axxxx n1 n2 [KINV=val] COMPONENT=impedance_inverter
```

$n1$  is the positive node and  $n2$  is the negative node of the inverter.

Parameter **KINV** is the inverter constant. The default is 50.

The entry **COMPONENT=impedance\_inverter** identifies the element.

### Impedance Inverter Netlist Example

```
Aadinv 1 2 KINV=50.0 COMPONENT=impedance_inverter
```

## Complex Conjugate Pole Pair

$$\boxed{n1 \left[ \frac{p \cdot p^*}{(s-p)(s-p^*)} \right] n2}$$

### Netlist Form

An instance of a complex conjugate pole pair has the following Nexxim netlist syntax:

```
Axxx n1 n2 REAL=val IMAG=val COMPONENT=complex_pole_pair
```

$n1$  and  $n2$  are the nodes connected to the complex conjugate pole pair. The entry **COMPONENT=complex\_pole\_pair** identifies the element.

**Table 35: Complex Conjugate Pole Pair Instance Parameters**

Parameter	Description	Units	Default
<b>REAL</b>	Real part of complex pole	None	Required
<b>IMAG</b>	Imaginary part of complex pole	None	Required


### Netlist Example

```
Acpole1 1 2 Real=3.1415 IMAG=0.1 COMPONENT=complex_pole_pair
```

### Notes

1. The complex conjugate pole pair is supported for frequency-domain analyses only.
2. The Output is calculated by  $H(s) = P \cdot P^* / ((s-P) \cdot (s-P^*))$   
 $P = \text{Real} + j\text{Imag}$   
 $S = j2\pi F$   
 $F = \text{Operating frequency}$

## Complex Conjugate Zero Pair



### Netlist Form

An instance of a complex conjugate zero pair has the following Nexxim netlist syntax:

```
Axxx n1 n2 REAL=val IMAG=val COMPONENT=complex_zero_pair
```

$n1$  and  $n2$  are the nodes connected to the complex conjugate zero pair. The entry **COMPONENT=complex\_zero\_pair** identifies the element.

**Table 36: Complex Conjugate Zero Pair Instance Parameters**

Parameter	Description	Units	Default
<b>REAL</b>	Real part of complex zero	None	Required
<b>IMAG</b>	Imaginary part of complex zero	None	Required


### Netlist Example

```
Acpole1 1 2 Real=3.1415 IMAG=0.1 COMPONENT=complex_zero_pair
```

### Notes

1. The complex conjugate zero pair is supported for frequency-domain analyses only.
2. The Output is calculated by  $H(s) = (s - Z) \cdot (s - Z^*) / (Z \cdot Z^*)$   
 $Z = \text{Real} + j\text{Imag}$   
 $s = j2\pi F$   
 $F = \text{Operating frequency}$

## Real Pole





## Netlist Form

An instance of a real pole has the following Nexxim netlist syntax:

```
Axxx n1 n2 P=val COMPONENT=real_pole
```

$n1$  and  $n2$  are the nodes connected to the real pole. Parameter **P** is the value of the real pole. The entry **COMPONENT=real\_pole** identifies the element.


## Netlist Example

```
Arpole1 1 2 P=3.1415 COMPONENT=real_pole
```

## Notes

1. The real pole is supported for frequency-domain analyses only.
2. The output is calculated by  $H(s) = -P / (s - P)$   
 $s = j2\pi f$   
 $F = \text{Operating frequency}$

## Real Zero



## Netlist Form

An instance of a real zero component has the following Nexxim netlist syntax:

```
Axxx n1 n2 Z=val COMPONENT=real_zero
```

$n1$  and  $n2$  are the nodes connected to the real zero. Parameter **Z** is the real zero value. The entry **COMPONENT=real\_zero** identifies the element.

## Netlist Example


```
Arzero1 1 2 Z=3.1415 COMPONENT=real_zero
```

## Notes

1. The real zero is supported for frequency-domain analyses only.

2. The output is calculated by  $H(s) = -(s - Z) / Z$   
 $S = j2\pi f$   
 $F = \text{operating frequency}$

## Phase Shifter



### Netlist Form

An instance of a phase shifter has the following Nexxim netlist syntax:

```
Axxx n1 n2 P=val R0=val COMPONENT=phase_shifter
```

*n1* and *n2* are the nodes connected to the phase shifter. The entry **COMPONENT=phase\_shifter** identifies the element.


**Table 37: Phase Shifter Instance Parameters**

Parameter	Description	Units	Default
<b>P</b>	Phase shift	Degree	0
<b>R0</b>	Reference characteristic impedance	Ohm	50

### Netlist Example

```
Ashift 1 2 P=45 R0=55 COMPONENT=phase_shifter
```

## Transformer, 1 x 1 coils



### Netlist Form

An instance of a 1x1 transformer has the following Nexxim netlist syntax:

```
Axxx n1 n2 n3 n4 N=val COMPONENT=transformer_1x1
```

$n1$  and  $n3$  are the nodes connected to the input transformer.  $n2$  and  $n4$  are the nodes connected to the output transformer. The entry **COMPONENT=transformer\_1x1** identifies the element.


**Table 38: Transformer, 1x1 Instance Parameters**

Parameter	Description	Units	Default
N	Turn ratio of coil 2 to coil 1	None	1

### Netlist Example

```
Atrf1x1 1 2 3 4 N=3 COMPONENT=transformer_1x1
```

## Transformer, 1 x 2 coils



### Netlist Form

An instance of a 1x2 transformer has the following Nexxim netlist syntax:

```
Axxx n1 n2 n3 n4 n5 n6 N1=val N2=val COMPONENT=transformer_1x2
```

*n1* and *n4* are the nodes connected to the input transformer. *n2*, *n5*, *n3*, and *n6* are the nodes connected to the output transformers. The entry **COMPONENT=transformer\_1x2** identifies the element.


**Table 39: Transformer, 1x2 Instance Parameters**

Parameter	Description	Units	Default
<b>N1</b>	Turn ratio of coil 2 to coil 1	None	1
<b>N2</b>	Turn ratio of coil 3 to coil 1	None	1

### Netlist Example

```
Atrf1x2 1 2 3 4 5 6 N1=3 N2=5 COMPONENT=transformer_1x2
```

## Transformer, M x N coils



### Netlist Form

An instance of a transformer with  $M$  input coils and  $N$  output coils ( $M=2$ ,  $N=3$  in the illustration above) has the following Nexxim netlist syntax:

```
Axxx n1 [... n2M] n2M+1 [... n2M+2N] M=num_inputs N=num_outputs
K=[k12 ... k1M k1(M+1) ... k1N] COMPONENT=transformer_MxN
```

$n1$  through  $n2M$  are the nodes connected to the input transformers.  $n2M+1$  through  $n2M+2N$  are the nodes connected to the output transformers. The entry **COMPONENT=transformer\_MxN** identifies the element.

**Table 40: Transformer, MxN Instance Parameters**


Parameter	Description	Units	Default
<b>M</b>	Number of input coils	None	1
<b>N</b>	Number of output coils	None	1
<b>K</b>	Vector of coil ratios	None	Vector of all 1's

<b>k12</b>	Turn ratio of coil 2 to coil 1	None	1
<b>k1M</b>	Turn ratio of last input coil M to coil 1	None	1
<b>k1(M+1)</b>	Turn ratio of first output coil to coil 1	None	1
<b>k1N</b>	Turn ratio of last output coil N to coil 1	None	1

### Netlist Example

```
Atrf2x3 in1 in2 in3 in4 out1 out2 out3 out4 out5 out6 M=2 N=3
+ K=[2.2 3.3 4.4 5.5 ] COMPONENT=transformer_MxN
```

## Transformer, Impedance Model



### Netlist Form

An instance of a transformer, impedance model, has the following Nexxim netlist syntax:

```
Axxx n1 n2 n3 n4 R1=val R2=val COMPONENT=trfnc
```

*n1* through *n4* are the nodes connected to the transformers. **COMPONENT=trfnc** identifies the element.

**Table 41: Transformer, Impedance Model Instance Parameters**

Parameter	Description	Units	Default
<b>R1</b>	Impedance seen from coil 1 when R2 is connected to coil 2	Ohm	50
<b>R2</b>	Impedance seen from coil 2 when R1 is connected to coil 1	Ohm	50

### Netlist Example

```
Atrfnc 1 2 3 4 R1=50 R2=12.5
```

**Notes**

1. The relative polarity can be reversed by entering a negative value for R1 or R2.
2. The turns ratio N is related to the impedance levels R1 and R2 through:

$$N = \sqrt{\frac{R1}{R2}}$$





## 13 - Nexxim Filters

This section contains descriptions of the following filters available for Nexxim designs:

["Bessel-Thompson Band Pass Filter"](#) on the next page

["Bessel-Thompson Band Reject Filter"](#) on page 13-4

["Bessel-Thompson High Pass Filter"](#) on page 13-5

["Bessel-Thompson Low Pass Filter"](#) on page 13-7

["Butterworth Band Pass Filter"](#) on page 13-9

["Butterworth Band Reject Filter"](#) on page 13-9

["Butterworth High Pass Filter"](#) on page 13-10

["Butterworth Low Pass Filter"](#) on page 13-11

["Chebyshev Band Pass Filter"](#) on page 13-12

["Chebyshev Band Reject Filter"](#) on page 13-13

["Chebyshev High Pass Filter"](#) on page 13-14

["Chebyshev Low Pass Filter"](#) on page 13-15

["Elliptic Band Pass Filter"](#) on page 13-15

["Elliptic Band Reject Filter"](#) on page 13-19

["Elliptic High Pass Filter"](#) on page 13-22

["Elliptic Low Pass Filter"](#) on page 13-25

["Feed-Forward Equalizer \(FFE\)"](#) on page 13-27

["Pole Zero Band Pass Filter"](#) on page 13-40

["Pole Zero Band Reject Filter"](#) on page 13-42

["Pole Zero High Pass Filter"](#) on page 13-44

["Pole Zero Low Pass Filter"](#) on page 13-46

["Pole Zero Filter, Causal"](#) on page 13-47

["Polynomial Band Pass Filter"](#) on page 13-29

["Polynomial Band Reject Filter"](#) on page 13-31

["Polynomial High Pass Filter"](#) on page 13-34

"Polynomial Low Pass Filter" on page 13-36

"Polynomial Filter, Causal" on page 13-37

"Raised Cosine Band Pass Filter" on page 13-49

"Raised Cosine Low Pass Filter" on page 13-51


"Root Raised Cosine Band Pass Filter" on page 13-53

"Root Raised Cosine Low Pass Filter" on page 13-54

"Transfer Function, S-Domain, Polynomial" on page 13-55

"Transfer Function, S-Domain, Pole Zero" on page 13-57

## Bessel-Thompson Band Pass Filter



### Netlist Form

An instance of a Bessel-Thompson band pass filter has the following Nexxim netlist syntax:

```
Axxx n1 n2 [N=val] [FL=val] [FU=val] [R1=val] [R2=val] [IL=val]  
COMPONENT=bessel_bandpass_filter
```

*n1* and *n2* are the nodes connected to the filter. The entry **COMPONENT=bessel\_bandpass\_filter** is required.

**Table 14: Bessel-Thompson Band Pass Filter Instance Parameters**

Parameter	Description	Units	Default
<b>N</b>	Order of filter	None	3
<b>FL</b>	Lower cutoff frequency (3dB)	Hz	1e9
<b>FU</b>	Upper cutoff frequency (3dB)	Hz	2e9
<b>R1</b>	Reference resistance for node 1	Ohm	50
<b>R2</b>	Reference resistance for node 2	Ohm	50
<b>IL</b>	Insertion loss in dB	dB	0

## Netlist Example

```
A22 1 2 N=5 FL=80e6 FU=100e6 IL=0.5
+ COMPONENT=bessel_bandpass_filter
```

## Notes

1. Bessel-Thompson filters are derived from a maximally-flat delay criterion (the first  $N$  derivatives of the delay are zero at the origin). As a result, they exhibit very good group delay characteristics, at the cost of poor attenuation performance in the stopband.
2. The transfer function of the Bessel filter (low-pass prototype) is given by [see Reference 1]:

$$H(j\omega) = \frac{B_n(j\omega)}{b_0}$$

where  $B_n(j\omega)$  is the  $N$ th-order Bessel polynomial, and  $b_0 = B_n(0)$ .

3. The normalized low-pass prototype filter is designed for a cutoff frequency  $\omega_c=1$ . To change the response of the filter to a band-reject, a frequency transformation is required, where  $\omega$  is substituted by {Reference 3}:

$$\omega \leftarrow \frac{\omega}{\omega_H - \omega_L} \left( \frac{\omega}{\omega_0} - \frac{\omega_0}{\omega} \right)^{-1}$$

where  $\omega_0$  is the geometric mean of the edge frequencies,  $\omega_L$  and  $\omega_H$ , of the stopband:


$$\omega_0 = \sqrt{\omega_L \cdot \omega_H}$$

4. The range for N (order of filter) is from 1 to 15. Orders higher than 15 cannot be simulated.

## References

- [1] *Approximation Methods for Electronic Filter Design*, Richard W. Daniels, McGraw-Hill, Inc.  
 [2] *Handbook of Filter Synthesis*, Anatol I. Zvered, John Wiley & Sons, Inc. 1967.  
 [3] *Microwave Engineering*, 2nd Ed. David M. Pozar, John Wiley & Sons, Inc. 1998.

## Bessel-Thompson Band Reject Filter



### Netlist Syntax

An instance of a Bessel-Thompson band reject filter has the following Nexxim netlist syntax:

```
Axxx n1 n2 [N=val] [FL=val] [FU=val] [R1=val] [R2=val] [IL=val]
COMPONENT=bessel_bandreject_filter
```

*n1* and *n2* are the nodes connected to the filter. The entry **COMPONENT=bessel\_bandreject\_filter** is required.

**Table 15: Bessel-Thompson Band Reject Filter Instance Parameters**

Parameter	Description	Units	Default
<b>N</b>	Order of filter	None	3
<b>FL</b>	Lower cutoff frequency (3dB)	Hz	1e9
<b>FU</b>	Upper cutoff frequency (3dB)	Hz	2e9
<b>R1</b>	Reference resistance for node 1	Ohm	50
<b>R2</b>	Reference resistance for node 2	Ohm	50
<b>IL</b>	Insertion loss in dB	dB	0

### Netlist Example

```
A22 1 2 N=5 FL=80e6 FU=100e6 IL=0.5
+ COMPONENT=bessel_bandreject_filter
```

### Notes

1. Bessel-Thompson filters are derived from a maximally-flat delay criterion (the first  $N$  derivatives of the delay are zero at the origin). As a result, they exhibit very good group delay characteristics, at the cost of poor attenuation performance in the stopband.
2. The transfer function of the Bessel filter (low-pass prototype) is given by [see Reference 1]:

$$H(j\omega) = \frac{B_n(j\omega)}{b_0}$$

where  $B_n(j\omega)$  is the  $N$ th-order Bessel polynomial, and  $b_0 = B_n(0)$ .

3. The normalized low-pass prototype filter is designed for a cutoff frequency  $\omega_c=1$ . To change the response of the filter to a bandpass, a frequency transformation is required, where  $\omega$  is substituted by [Reference 3]:

$$\omega \leftarrow \frac{\omega}{\omega_H - \omega_L} \left( \frac{\omega}{\omega_0} - \frac{\omega_0}{\omega} \right)$$

where  $\omega_0$  is the geometric mean of the edge frequencies,  $\omega_L$  and  $\omega_H$ , of the passband:


$$\omega_0 = \sqrt{\omega_L \cdot \omega_H}$$

4. The range for  $N$  (order of filter) is from 1 to 15. Orders higher than 15 cannot be simulated.

### References

- [1] *Approximation Methods for Electronic Filter Design*, Richard W. Daniels, McGraw-Hill, Inc.
- [2] *Handbook of Filter Synthesis*, Anatol I. Zvered, John Wiley & Sons, Inc. 1967.
- [3] *Microwave Engineering*, 2nd Ed. David M. Pozar, John Wiley & Sons, Inc. 1998.

## Bessel-Thompson High Pass Filter



### Netlist Syntax

An instance of a Bessel-Thompson high pass filter has the following Nexxim netlist syntax:

```
Axxx n1 n2 [N=val] [FC=val] [R1=val] [R2=val] [IL=val]
COMPONENT=bessel_highpass_filter
```

*n1* and *n2* are the nodes connected to the filter. The entry **COMPONENT=bessel\_highpass\_filter** is required.

**Table 16: Bessel-Thompson High Pass Filter Instance Parameters**

Parameter	Description	Units	Default
<b>N</b>	Order of filter	None	3
<b>FC</b>	Cutoff frequency (3dB)	Hz	1e9
<b>R1</b>	Reference resistance for node 1	Ohm	50
<b>R2</b>	Reference resistance for node 2	Ohm	50
<b>IL</b>	Insertion loss in dB	dB	0

### Netlist Example

```
A22 1 2 N=5 FL=80e6 FU=100e6 IL=0.5
+ COMPONENT=bessel_highpass_filter
```

### Notes

1. Bessel-Thompson filters are derived from a maximally-flat delay criterion (the first *N* derivatives of the delay are zero at the origin). As a result, they exhibit very good group delay characteristics, at the cost of poor attenuation performance in the stopband.
2. The transfer function of the Bessel filter (low-pass prototype) is given by [see Reference 1]:

$$H(j\omega) = \frac{B_n(j\omega)}{b_0}$$

where  $B_n(j\omega)$  is the Nth-order Bessel polynomial, and  $b_0 = B_n(0)$ .

- The normalized low-pass prototype filter is designed for a cutoff frequency  $\omega_c=1$ . To change the cutoff frequency from unity to  $\omega_c$ , the frequency dependence of the transfer function must be scaled by  $\omega_c$ , so  $\omega$  is substituted by  $\frac{\omega_c}{\omega}$  [Reference 3]:

$$\omega \leftarrow \frac{\omega_c}{\omega}$$

- The range for N (order of filter) is from 1 to 15. Orders higher than 15 cannot be simulated.

## References

- [1] *Approximation Methods for Electronic Filter Design*, Richard W. Daniels, McGraw-Hill, Inc.
- [2] *Handbook of Filter Synthesis*, Anatol I. Zvered, John Wiley & Sons, Inc. 1967.
- [3] *Microwave Engineering*, 2nd Ed. David M. Pozar, John Wiley & Sons, Inc. 1998.

## Bessel-Thompson Low Pass Filter



### Netlist Syntax

An instance of a Bessel-Thompson low pass filter has the following Nexxim netlist syntax:

```
Axxx n1 n2 [N=val] [FC=val] [R1=val] [R2=val] [IL=val]  
COMPONENT=bessel_lowpass_filter
```

*n1* and *n2* are the nodes connected to the filter. The entry **COMPONENT=bessel\_lowpass\_filter** is required.

**Table 17: Bessel-Thompson Low Pass Filter Instance Parameters**

Parameter	Description	Units	Default
<b>N</b>	Order of filter	None	3

<b>FC</b>	Cutoff frequency (3dB)	Hz	1e9
<b>R1</b>	Reference resistance for node 1	Ohm	50
<b>R2</b>	Reference resistance for node 2	Ohm	50
<b>IL</b>	Insertion loss in dB	dB	0

### Netlist Example

```
A22 1 2 N=5 FL=80e6 FU=100e6 IL=0.5
+ COMPONENT=bessel_lowpass_filter
```

### Notes

1. Bessel-Thompson filters are derived from a maximally-flat delay criterion (the first  $N$  derivatives of the delay are zero at the origin). As a result, they exhibit very good group delay characteristics, at the cost of poor attenuation performance in the stopband.
2. The transfer function of the Bessel filter (low-pass prototype) is given by [see Reference 1]:

$$H(j\omega) = \frac{B_n(j\omega)}{b_0}$$

where  $B_n(j\omega)$  is the  $N$ th-order Bessel polynomial, and  $b_0 = B_n(0)$ .

3. The normalized low-pass prototype filter is designed for a cutoff frequency  $\omega_c=1$ . To change the cutoff frequency from unity to  $\omega_c$ , the frequency dependence of the transfer function must be scaled by  $1/\omega_c$ , so  $\omega$  is substituted by [Reference 3]:

$$\omega \leftarrow \frac{\omega}{\omega_c}$$

4. The range for  $N$  (order of filter) is from 1 to 15. Orders higher than 15 cannot be simulated.

### References

- [1] *Approximation Methods for Electronic Filter Design*, Richard W. Daniels, McGraw-Hill, Inc.
- [2] *Handbook of Filter Synthesis*, Anatol I. Zvered, John Wiley & Sons, Inc. 1967.
- [3] *Microwave Engineering*, 2nd Ed. David M. Pozar, John Wiley & Sons, Inc. 1998.



## Butterworth Band Pass Filter



An instance of a Butterworth band pass filter has the following Nexxim netlist syntax:

```
Axxx n1 n2 [N=val] [FL=val] [FU=val] [ATT=val] [QU=val]
[RRE=val] [IL=val] COMPONENT=butterworth_band_pass_filter
```

*n1* and *n2* are the nodes connected to the filter. The entry **COMPONENT=butterworth\_band\_pass\_filter** is required.


**Table 18: Butterworth Band Pass Filter Instance Parameters**

Parameter	Description	Units	Default
<b>N</b>	Order of filter	None	3
<b>FL</b>	Lower cutoff frequency	Hz	1e9
<b>FU</b>	Upper cutoff frequency	Hz	2e9
<b>ATT</b>	Attenuation at cutoff	dB	3
<b>QU</b>	Unloaded Q for each resonator	None	1e36
<b>RRE</b>	Reference resistance	Ohm	50
<b>IL</b>	Insertion loss	dB	0

### Netlist Example

```
A22 1 2 N=5 FL=80e6 FU=100e6 ATT=3 QU=2e36 RRE=50 IL=0
+ COMPONENT=butterworth_band_pass_filter
```

## Butterworth Band Reject Filter



## Netlist Syntax

An instance of a Butterworth band reject filter has the following Nexxim netlist syntax:

```
Axxx n1 n2 [N=val] [FL=val] [FU=val] [ATT=val] [QU=val]
[RRE=val] [IL=val] COMPONENT=butterworth_band_reject_filter
```

*n1* and *n2* are the nodes connected to the filter. The entry **COMPONENT=butterworth\_band\_reject\_filter** is required.


**Table 19: Butterworth Band Reject Filter Instance Parameters**

Parameter	Description	Units	Default
<b>N</b>	Order of filter	None	3
<b>FL</b>	Lower cutoff frequency	Hz	1e9
<b>FU</b>	Upper cutoff frequency	Hz	2e9
<b>ATT</b>	Attenuation at cutoff	dB	3
<b>QU</b>	Unloaded Q for each resonator	None	1e36
<b>RRE</b>	Reference resistance	Ohm	50
<b>IL</b>	Insertion loss	dB	0

## Netlist Example

```
A22 1 2 N=5 FL=80e6 FU=100e6 ATT=3 QU=2e36 RRE=50 IL=0
+ COMPONENT=butterworth_band_reject_filter
```

## Butterworth High Pass Filter



## Netlist Syntax

An instance of a Butterworth high pass filter has the following Nexxim netlist syntax:

```
Axxx n1 n2 [N=val] [FC=val] [ATT=val] [QU=val] [RRE=val]
[IL=val] COMPONENT=butterworth_high_pass_filter
```

*n1* and *n2* are the nodes connected to the filter. The entry **COMPONENT=butterworth\_high\_pass\_filter** is required.


**Table 20: Butterworth High Pass Filter Instance Parameters**

Parameter	Description	Units	Default
<b>N</b>	Order of filter	None	3
<b>FC</b>	Cutoff frequency	Hz	1e9
<b>ATT</b>	Attenuation at cutoff	dB	3
<b>QU</b>	Unloaded Q for each resonator	None	1e36
<b>RRE</b>	Reference resistance	Ohm	50
<b>IL</b>	Insertion loss	dB	0

### Netlist Example

```
A22 1 2 N=5 FC=80e6 ATT=3 QU=2e36 RRE=50 IL=0
+ COMPONENT=butterworth_high_pass_filter
```

## Butterworth Low Pass Filter



### Netlist Syntax

An instance of a Butterworth low pass filter has the following Nexxim netlist syntax:

```
Axxx n1 n2 [N=val] [FC=val] [ATT=val] [QU=val] [RRE=val]
[IL=val] COMPONENT=butterworth_low_pass_filter
```

*n1* and *n2* are the nodes connected to the filter. The entry **COMPONENT=butterworth\_low\_pass\_filter** is required.

**Table 21: Butterworth Low Pass Filter Instance Parameters**

Parameter	Description	Units	Default
<b>N</b>	Order of filter	None	3
<b>FC</b>	Cutoff frequency	Hz	1e9
<b>ATT</b>	Attenuation at cutoff	dB	3
<b>QU</b>	Unloaded Q for each resonator	None	1e36
<b>RRE</b>	Reference resistance	Ohm	50
<b>IL</b>	Insertion loss	dB	0

### Netlist Example

```
A22 1 2 N=5 FC=100e6 ATT=3 QU=2e36 RRE=50 IL=0
+ COMPONENT=butterworth_low_pass_filter
```

## Chebyshev Band Pass Filter



### Netlist Form

An instance of a Chebyshev band pass filter has the following Nexxim netlist syntax:

```
Axxx n1 n2 [N=val] [FL=val] [FU=val] [RIP=val] [QU=val]
[RRE=val] [IL=val] COMPONENT=chebyshev_band_pass_filter
```

*n1* and *n2* are the nodes connected to the filter. The entry **COMPONENT=chebyshev\_band\_pass\_filter** is required.

**Table 22: Chebyshev Band Pass Filter Instance Parameters**

Parameter	Description	Units	Default
<b>N</b>	Order of filter	None	3

<b>FL</b>	Lower cutoff frequency	Hz	1e9
<b>FU</b>	Upper cutoff frequency	Hz	2e9
<b>RIP</b>	Maximum inband ripple	dB	0.05
<b>QU</b>	Unloaded Q for each resonator	None	1e36
<b>RRE</b>	Reference resistance	Ohm	50
<b>IL</b>	Insertion loss	dB	0

### Netlist Example

```
A22 1 2 N=5 FL=80e6 FU=100e6 RIP=0.07 QU=2e36 RRE=50 IL=0
+ COMPONENT=chebyshev_band_pass_filter
```

## Chebyshev Band Reject Filter



### Netlist Syntax

An instance of a Chebyshev band reject filter has the following Nexxim netlist syntax:

```
Axxx n1 n2 [N=val] [FL=val] [FU=val] [RIP=val] [QU=val]
[RRE=val] [IL=val] COMPONENT=chebyshev_band_reject_filter
```

*n1* and *n2* are the nodes connected to the filter. The entry **COMPONENT=chebyshev\_band\_reject\_filter** is required.

**Table 23: Chebyshev Band Reject Filter Instance Parameters**


Parameter	Description	Units	Default
<b>N</b>	Order of filter	None	3
<b>FL</b>	Lower cutoff frequency	Hz	1e9
<b>FU</b>	Upper cutoff frequency	Hz	2e9

<b>RIP</b>	Maximum inband ripple	dB	0.05
<b>QU</b>	Unloaded Q for each resonator	None	1e36
<b>RRE</b>	Reference resistance	Ohm	50
<b>IL</b>	Insertion loss	dB	0

### Netlist Example

```
A22 1 2 N=5 FL=80e6 FU=100e6 RIP=0.07 QU=2e36 RRE=50 IL=0
+ COMPONENT=chebyshev_band_reject_filter
```

## Chebyshev High Pass Filter



### Netlist Syntax

An instance of a Chebyshev high pass filter has the following Nexxim netlist syntax:

```
Axxx n1 n2 [N=val] [FC=val] [RIP=val] [QU=val] [RRE=val]  
[IL=val] COMPONENT=chebyshev_high_pass_filter
```

*n1* and *n2* are the nodes connected to the filter. The entry **COMPONENT=chebyshev\_high\_pass\_filter** is required.

**Table 24: Chebyshev High Pass Filter Instance Parameters**

Parameter	Description	Units	Default
<b>N</b>	Order of filter	None	3
<b>FC</b>	Cutoff frequency	Hz	1e9
<b>RIP</b>	Maximum inband ripple	dB	0.05
<b>QU</b>	Unloaded Q for each resonator	None	1e36
<b>RRE</b>	Reference resistance	Ohm	50
<b>IL</b>	Insertion loss	dB	0

## Netlist Example

```
A22 1 2 N=5 FC=80e6 RIP=0.07 QU=1e36 RRE=50 IL=0
+ COMPONENT=chebyshev_high_pass_filter
```

## Chebyshev Low Pass Filter



## Netlist Syntax

An instance of a Chebyshev low pass filter has the following Nexxim netlist syntax:

```
Axxx n1 n2 [N=val] [FC=val] [RIP=val] [QU=val] [RRE=val]
[IL=val] COMPONENT=chebyshev_low_pass_filter
```

*n1* and *n2* are the nodes connected to the filter. The entry **COMPONENT=chebyshev\_low\_pass\_filter** is required.

**Table 25: Chebyshev Low Pass Filter Instance Parameters**

Parameter	Description	Units	Default
<b>N</b>	Order of filter	None	3
<b>FC</b>	Cutoff frequency	Hz	1e9
<b>RIP</b>	Maximum inband ripple	dB	0.05
<b>QU</b>	Unloaded Q for each resonator	None	1e36
<b>RRE</b>	Reference resistance	Ohm	50
<b>IL</b>	Insertion loss	dB	0

## Netlist Example

```
A22 1 2 N=5 FC=80e6 RIP=0.07 QU=2e36 RRE=50 IL=0
+ COMPONENT=chebyshev_low_pass_filter
```

## Elliptic Band Pass Filter



### Netlist Syntax

An instance of an elliptic band pass filter has three netlist variants:

```
Axxx n1 n2 N=val [AMAX=val] [AMIN=val] [FA=val] [FB=val]
[R1=val] [R2=val] [IL=val] COMPONENT=elliptic_bandpass_filter
```

```
Axxx n1 n2 KP=val [AMAX=val] [AMIN=val] [FA=val] [FB=val]
[R1=val] [R2=val] [IL=val] COMPONENT=elliptic_bandpass_filter
```

```
Axxx n1 n2 FL=val FH=val [AMAX=val] [AMIN=val] [FA=val]
[FB=val] [R1=val] [R2=val] [IL=val]
COMPONENT=elliptic_bandpass_filter
```

*n1* and *n2* are the nodes connected to the filter. The entry **COMPONENT=elliptic\_bandpass\_filter** is required.

**Table 26: Elliptic Band Pass Filter Instance Parameters**

Parameter	Description	Units	Default
<b>AMAX</b>	Maximum fluctuation in the pass band	dB	0.1
<b>AMIN</b>	Minimum fluctuation in the stop band	dB	40
<b>FA</b>	Lower pass band edge	Hz	1e9
<b>FB</b>	Upper pass band edge	Hz	2e9
<b>N</b>	Order of filter, $2 < N < 15$	None	0
<b>KP</b>	Steepness of descent (sharpness of filter)	None	0.0
<b>FL</b>	Lower stop band edge	Hz	0
<b>FH</b>	Upper stop band edge	Hz	0
<b>R1</b>	Reference resistance for node 1	Ohm	50



<b>R2</b>	Reference resistance for node 2	Ohm	50
<b>IL</b>	Insertion loss in dB	dB	0

### Netlist Example

```
A22 1 2 N=5 AMAX=.05 AMIN=40 FA=0.5e9 FB=3e9
+ COMPONENT=elliptic_bandpass_filter
```

### Notes

1. The elliptic filter model represents three separate components: ELBPF\_N, ELBPF\_KP, and ELBPF\_FS. The parameters N, KP, and FL & FH are mutually exclusive in the syntax.
2. The elliptic filter has equal loss maxima in the pass band and equal loss minima in the stop band. The elliptic filter provides a sharp transition region for the lowest possible order.
3. The magnitude of the transfer function of the elliptic filter (low-pass prototype) is equal to the inverse of the loss:

$$|H(j\omega)|^2 = \frac{1}{1 + \varepsilon^2 \cdot R_n^2(\omega, L)}$$

where:

$R_n(\omega, IL)$  is the Nth-order Chebychev rational function,

$$\varepsilon = 10^{0.1 \cdot AMIN},$$

$$\omega = 2\pi f,$$

$$L^2 = \frac{10^{0.1 \cdot AMIN} - 1}{10^{0.1 \cdot AMAX} - 1}$$

$$\omega \leftarrow \left[ \frac{\omega_B - \omega_A}{2} \cdot \left[ \pm \omega + \sqrt{\omega^2 + \frac{4\omega_A \omega_B}{(\omega_B - \omega_A)^2}} \right] \right]^{-1}$$

4. The first netlist variant specifies the order of the filter, N. The order defines the number of reactive elements needed to implement the filter. The range for N (order of filter) is from 2

to 15. Orders higher than 15 cannot be simulated.

5. The second netlist variant specifies the sharpness of the filter, KP. The order of the filter is then calculated on the value of KP.
6. The third netlist variant specifies one or both stop band edges, FH and FL. The required order of the filter is calculated on the edge information.

6A. When only FH or FL is given, the edge frequencies are calculated to define a geometrically symmetrical filter:

$$f_A \cdot f_B = f_L \cdot f_H$$

6B. When both FH and FL are given such that  $f_A \cdot f_B < f_L \cdot f_H$ , a new upper stop band edge and a new upper pass band edge are defined:

$$f_{B,new} = \frac{\sqrt{f_A \cdot f_B \cdot f_L \cdot f_H}}{f_A}$$

$$f_{H,new} = \frac{\sqrt{f_A \cdot f_B \cdot f_L \cdot f_H}}{f_L}$$

6C. When both FH and FL are given such that  $f_A \cdot f_B > f_L \cdot f_H$ , a new lower stop band edge and a new lower pass band edge are defined:

$$f_{A,new} = \frac{\sqrt{f_A \cdot f_B \cdot f_L \cdot f_H}}{f_B}$$

$$f_{L,new} = \frac{\sqrt{f_A \cdot f_B \cdot f_L \cdot f_H}}{f_H}$$

6D. After the edge calculations, the normalized low-pass model poles are calculated for

$f_C = 1$  and  $f_S = (f_H - f_L)/(f_B - f_A)$ , where  $f_C$  is the pass band cutoff frequency and  $f_S$  is the stopband edge frequency.

(see the [elliptic lowpass filter](#) description).

## References

[1] *Approximation Methods for Electronic Filter Design*, Richard W. Daniels, McGraw-Hill, Inc.

[2] *Handbook of Filter Synthesis*, Anatol I. Zvered, John Wiley & Sons, Inc. 1967.

## Elliptic Band Reject Filter



## Netlist Syntax

An instance of an elliptic band reject filter has three netlist variants:

```
Axxx n1 n2 N=val [AMAX=val] [AMIN=val] [FA=val] [FB=val]
[R1=val] [R2=val] [IL=val] COMPONENT=elliptic_bandreject_filter
```

```
Axxx n1 n2 KP=val [AMAX=val] [AMIN=val] [FA=val] [FB=val]
[R1=val] [R2=val] [IL=val] COMPONENT=elliptic_bandreject_filter
```

```
Axxx n1 n2 FL=val FH=val [AMAX=val] [AMIN=val] [FA=val]
[FB=val] [R1=val] [R2=val] [IL=val]
COMPONENT=elliptic_bandreject_filter
```

$n1$  and  $n2$  are the nodes connected to the filter. The entry **COMPONENT=elliptic\_bandreject\_filter** is required.

**Table 27: Elliptic Band Reject Filter Instance Parameters**

Parameter	Description	Units	Default
<b>AMAX</b>	Maximum fluctuation in the pass band	dB	0.1
<b>AMIN</b>	Minimum fluctuation in the stop band	dB	40
<b>FA</b>	Lower pass band edge	Hz	1e9
<b>FB</b>	Upper pass band edge	Hz	2e9
<b>N</b>	Order of filter, $2 < N < 15$	None	0
<b>KP</b>	Steepness of descent (sharpness of filter)	None	0.0
<b>FL</b>	Lower stop band edge	Hz	0
<b>FH</b>	Upper stop band edge	Hz	0
<b>R1</b>	Reference resistance for node 1	Ohm	50
<b>R2</b>	Reference resistance for node 2	Ohm	50
<b>IL</b>	Insertion loss in dB	dB	0

### Netlist Example

```
A22 1 2 KP=0.1 AMAX=0.5 AMIN=45 FA=0.5e9 FB=3e9
+ COMPONENT=elliptic_bandreject_filter
```

### Notes

1. The elliptic filter model represents three separate components: ELBRF\_N, ELBRF\_KP, and ELBRF\_FS. The parameters N, KP, and FL & FH are mutually exclusive in the syntax.
2. The elliptic filter has equal loss maxima in the pass band and equal loss minima in the stop band. The elliptic filter provides a sharp transition region for the lowest possible order.
3. The magnitude of the transfer function of the elliptic filter is equal to:

$$|H(j\omega)|^2 = \frac{1}{1 + \epsilon^2 \cdot R_n^2(\omega, L)}$$

where:

$R_n(\omega, IL)$  is the Nth-order Chebychev rational function,

$$\epsilon = 10^{0.1AMIN},$$

and  $\omega = 2\pi f$ .

4. The loss in dB is the inverse of the transfer function:

$$A(f) = 10 \log[1 + \varepsilon^2 \cdot R_n^2(\omega, IL)]$$

$R_n(\omega, IL)$  is the Nth-order Chebychev rational function,

$$\varepsilon = 10^{0.1 \text{AMIN}},$$

and  $\omega = 2\pi f$ .

$$L^2 = \frac{10^{0.1 \cdot \text{AMIN}} - 1}{10^{0.1 \cdot \text{AMAX}} - 1}$$

5. The first netlist variant specifies the order of the filter, N. The order defines the number of reactive elements needed to implement the filter. The range for N (order of filter) is from 2 to 15. Orders higher than 15 cannot be simulated.
6. The second netlist variant specifies the sharpness of the filter, KP. The order of the filter is then calculated on the value of KP.
7. The third netlist variant specifies one or both stop band edges, FH and FL. The required order of the filter is calculated on the edge information.

7A. When only FH or FL is given, the edge frequencies are calculated to define a geometrically symmetrical filter:

$$f_A \cdot f_B = f_L \cdot f_H$$

7B. When both FH and FL are given such that  $f_A \cdot f_B < f_L \cdot f_H$ , a new upper stop band edge and a new upper pass band edge are defined:

$$f_{B, \text{new}} = \frac{\sqrt{f_A \cdot f_B \cdot f_L \cdot f_H}}{f_A}$$

$$f_{H, \text{new}} = \frac{\sqrt{f_A \cdot f_B \cdot f_L \cdot f_H}}{f_L}$$

7C. When both FH and FL are given such that  $f_A \cdot f_B > f_L \cdot f_H$ , a new lower stop band edge and a new lower pass band edge are defined:

$$f_{A,new} = \frac{\sqrt{f_A \cdot f_B \cdot f_L \cdot f_H}}{f_B}$$

$$f_{L,new} = \frac{\sqrt{f_A \cdot f_B \cdot f_L \cdot f_H}}{f_H}$$

7D. After the edge calculations, the normalized low-pass model poles are calculated for


$f_C = 1$  and  $f_S = (f_H - f_L)/(f_B - f_A)$ , where  $f_C$  is the pass band cutoff frequency and  $f_S$  is the stopband edge frequency.

(see the [elliptic lowpass filter](#) description).

## References

- [1] *Approximation Methods for Electronic Filter Design*, Richard W. Daniels, McGraw-Hill, Inc.
- [2] *Handbook of Filter Synthesis*, Anatol I. Zvered, John Wiley & Sons, Inc. 1967.

## Elliptic High Pass Filter



## Netlist Syntax

An instance of an elliptic high pass filter has three netlist variants:

```
Axxx n1 n2 N=val [AMAX=val] [AMIN=val] FC=val [R1=val] [R2=val]  
[IL=val] COMPONENT=elliptic_highpass_filter
```

```
Axxx n1 n2 KP=val [AMAX=val] [AMIN=val] FC=val [R1=val]
[R2=val] [IL=val] COMPONENT=elliptic_highpass_filter
```

```
Axxx n1 n2 FS=val [AMAX=val] [AMIN=val] [R1=val] [R2=val]
[IL=val] COMPONENT=elliptic_highpass_filter
```

*n1* and *n2* are the nodes connected to the filter. The entry **COMPONENT=elliptic\_highpass\_filter** is required.

**Table 28: Elliptic High Pass Filter Instance Parameters**

Parameter	Description	Units	Default
<b>AMAX</b>	Maximum fluctuation in the pass band	dB	0.1
<b>AMIN</b>	Minimum fluctuation in the stop band	dB	40
<b>FC</b>	Cutoff frequency	Hz	1e9
<b>FS</b>	Stopband edge frequency	Hz	0
<b>N</b>	Order of filter, $2 < N < 15$	None	0
<b>KP</b>	Steepness of descent (sharpness of filter)	None	0.0
<b>R1</b>	Reference resistance for node 1	Ohm	50
<b>R2</b>	Reference resistance for node 2	Ohm	50
<b>IL</b>	Insertion loss in dB	dB	0

### Netlist Example

```
A22 1 2 N=5 FS=1e9 FH=4e9 AMAX=0.5 AMIN=45
+ COMPONENT=elliptic_highpass_filter
```

### Notes

1. The elliptic filter model represents three separate components: ELHPF\_N, ELHPF\_KP, and ELHPF\_FS. The parameters N, KP, and FS are mutually exclusive in the syntax.
2. The elliptic filter has equal loss maxima in the pass band and equal loss minima in the stop band. The elliptic filter provides a sharp transition region for the lowest possible order.
3. The magnitude of the transfer function of the elliptic filter (high-pass prototype) is equal to:

$$|H(j\omega)|^2 = \frac{1}{1 + \varepsilon^2 \cdot R_n^2 \left( \frac{f_c}{f} L \right)}$$

where:

$R_n(\omega, L)$  is the Nth-order Chebychev rational function,

$$\varepsilon = 10^{0.1 \cdot AMIN},$$

$$\omega = 2\pi f,$$

$$L^2 = \frac{10^{0.1 \cdot AMIN} - 1}{10^{0.1 \cdot AMAX} - 1}$$

4. The loss in dB is the inverse of the transfer function:

$$A(f) = 10 \log \left[ 1 + \varepsilon^2 \cdot R_n^2 \left( \frac{f_c}{f}, L \right) \right]$$

where:

$R_n$  is the Nth-order Chebychev rational function,  $\varepsilon = 10^{0.1 \cdot AMIN}$ ,

$$L^2 = \frac{10^{0.1 \cdot AMIN} - 1}{10^{0.1 \cdot AMAX} - 1}$$

A normalized band pass filter is designed for  $\omega_c=1$ . A frequency transformation is performed for the band reject filter:

$$\omega \leftarrow \frac{\omega_c}{\omega}$$

5. The first netlist variant specifies AMAX, AMIN, FC, and N. The order of the filter determines the sharpness. The order defines the number of reactive elements needed to implement the filter. The range for N (order of filter) is from 2 to 15. Orders higher than 15 cannot be simulated.




6. The second netlist variant specifies AMAX, AMIN, FC, and KP. The order of the filter is then calculated on the value of the given parameters.
7. The third netlist variant specifies AMAX, AMIN, FC, and FS. The required order of the filter is calculated from the parameters given.

## References

- [1] *Approximation Methods for Electronic Filter Design*, Richard W. Daniels, McGraw-Hill, Inc.
- [2] *Handbook of Filter Synthesis*, Anatol I. Zvered, John Wiley & Sons, Inc. 1967.

## Elliptic Low Pass Filter



### Netlist Syntax

An instance of an elliptic low pass filter has three netlist variants:

```
Axxx n1 n2 N=val [AMAX=val] [AMIN=val] FC=val [R1=val] [R2=val]
[IL=val] COMPONENT=elliptic_lowpass_filter
```

```
Axxx n1 n2 KP=val [AMAX=val] [AMIN=val] FC=val [R1=val]
[R2=val] [IL=val] COMPONENT=elliptic_lowpass_filter
```

```
Axxx n1 n2 FS=val [AMAX=val] [AMIN=val] [R1=val] [R2=val]
[IL=val] COMPONENT=elliptic_lowpass_filter
```

*n1* and *n2* are the nodes connected to the filter. The entry **COMPONENT=elliptic\_lowpass\_filter** is required.

**Table 29: Elliptic Low Pass Filter Instance Parameters**

Parameter	Description	Units	Default
<b>AMAX</b>	Maximum fluctuation in the pass band	dB	0.1
<b>AMIN</b>	Minimum fluctuation in the stop band	dB	40
<b>FC</b>	Cutoff frequency	Hz	1e9

<b>FS</b>	Stopband edge frequency	Hz	0
<b>N</b>	Order of filter, $2 < N < 15$	None	0
<b>KP</b>	Steepness of descent (sharpness of filter)	None	0.0
<b>R1</b>	Reference resistance for node 1	Ohm	50
<b>R2</b>	Reference resistance for node 2	Ohm	50
<b>IL</b>	Insertion loss in dB	dB	0

### Netlist Example

```
A22 1 2 N=5 FC=1e9 AMAX=0.5 AMIN=45
+ COMPONENT=elliptic_lowpass_filter
```

### Notes

1. The elliptic filter model represents three separate components: ELHPF\_N, ELHPF\_KP, and ELHPF\_FS. The parameters N, KP, and FS are mutually exclusive in the syntax.
2. The elliptic filter has equal loss maxima in the pass band and equal loss minima in the stop band. The elliptic filter provides a sharp transition region for the lowest possible order.
3. The magnitude of the transfer function of the elliptic filter (high-pass prototype) is equal to:

$$|H(j\omega)|^2 = \frac{1}{1 + \varepsilon^2 \cdot R_n^2\left(\frac{f}{f_c}, L\right)}$$

where:

$R_n(\omega, IL)$  is the Nth-order Chebychev rational function,

$$\varepsilon = 10^{0.1 \cdot AMIN},$$

$$\omega = 2\pi f,$$

$$L^2 = \frac{10^{0.1 \cdot AMIN} - 1}{10^{0.1 \cdot AMAX} - 1}$$

4. The loss in dB is the inverse of the transfer function:

$$A(f) = 10 \log \left[ 1 + \varepsilon^2 \cdot R_n^2\left(\frac{f}{f_c}, L\right) \right]$$

where:

$R_n$  is the Nth-order Chebychev rational function,

$$\varepsilon = 10^{0.1AMIN},$$

$$L^2 = \frac{10^{0.1 \cdot AMIN} - 1}{10^{0.1 \cdot AMAX} - 1}$$

A normalized band pass filter is designed for  $\omega_c=1$ . A frequency transformation is performed for the band reject filter:


$$\omega \leftarrow \frac{\omega}{\omega_c}$$

5. The first netlist variant specifies AMAX, AMIN, FC, and N. The order of the filter determines the sharpness. The order defines the number of reactive elements needed to implement the filter. The range for N (order of filter) is from 2 to 15. Orders higher than 15 cannot be simulated.
6. The second netlist variant specifies AMAX, AMIN, FC, and KP. The order of the filter is then calculated on the value of the given parameters.
7. The third netlist variant specifies AMAX, AMIN, FC, and FS. The required order of the filter is calculated from the parameters given.

## References

- [1] *Approximation Methods for Electronic Filter Design*, Richard W. Daniels, McGraw-Hill, Inc.
- [2] *Handbook of Filter Synthesis*, Anatol I. Zvered, John Wiley & Sons, Inc. 1967.

## Feed-Forward Equalizer (FFE)



## Netlist Syntax

The feed-forward equalizer can be used for transient analysis of a communication channel. The implementation is similar to the QuickEye/VerifEye equalization. An instance of a feed-forward equalizer has the netlist syntax:

```
Axxx in1 in2 out1 out2 UI=val FFE_TAPS=Number_of_Taps
NORMALIZE_FFE=1|0 COMPONENT=tx_deemphasis FFE_LOCS=[Tap1_Loc Tap2_Loc
...]
FFE_WEIGHTS=[Tap1_Weight Tap2_Weight ...]
```

*in1* and *out1* are the single-ended input and output. *in2* and *out2* are the differential input and output. For single-ended transmission, the differential nodes may be grounded. The entry **COMPONENT=tx\_deemphasis** is required.

**Table 30: Feed-Forward Equalizer Instance Parameters**

Parameter	Description	Units	Default
<b>UI</b>	Duration of unit interval	Second	None
<b>FFE_TAPS</b>	Number of FFE taps	None	0
<b>FFE_LOCS</b>	Positive or negative offsets from the tap at location 0. There must always be a tap at location 0 itself. Negative locations become precursor taps, positive locations become postcursors.	None	None
<b>FFE_WEIGHTS</b>	FFE weights for the taps with settings in FFE_LOCS	None	None
<b>NORMALIZE_FFE</b>	1=Normalize, 0=No normalization	None	1

**Netlist Example**


```
AFFE1 bits 0 post_eq 0 ui=2e-9 ffe_taps=3
+ ffe_locs=[0 1 2] // All taps are postcursors
+ ffe_weights=[1.25 -0.2 -0.05]
+ normalize_ffe=1 component=tx_deemphasis

AFFE2 bitsplus bitsminus post_eq_plus post_eq_minus ui=2e-9
+ ffe_taps=5 normalize_ffe=1 component=tx_deemphasis
+ ffe_locs=[-2 -1 0 1 2] // Taps 1 and 2 are precursors
+ ffe_weights=[.04 -.17 1.25 -0.2 -0.05]
```

**Notes**

1. A FFE tap has a number, a location, and a weight.
2. The tap numbers are consecutive, starting with Tap1. The highest tap number is given by FFE\_TAPS.
3. A tap location is the positive or negative offset of that tap from location 0. The tap with location 0 is applied at the time of the current bit in the data stream. There must always be a tap at location 0. Taps with positive locations (including location 0) become postcursor taps. Taps with negative locations become precursors.
4. The tap weights are the deemphasis factors used in the equalization.

## Polynomial Band Pass Filter



### Netlist Syntax

An instance of a polynomial band pass filter has the following Nexxim netlist syntax:

```
Axxx n1 n2 [FC=val] [BW=val] [GF=val] [R1=val] [X1=val]
[R2=val] [X2=val] NUMER=[a0 a1 ...] DENOM=[b0 b1 ...]
COMPONENT=polynomial_bandpass_filter
```

*n1* and *n2* are the nodes connected to the filter. The entry **COMPONENT=polynomial\_bandpass\_filter** is required.

**Table 31: Polynomial Band Pass Filter Instance Parameters**

Parameter	Description	Units	Default
<b>FC</b>	Center frequency	Hz	0
<b>BW</b>	Bandwidth (3dB)	Hz	0
<b>GF</b>	Gain factor	None	1.0
<b>R1</b>	Resistive part of reference impedance at node 1	Ohm	50
<b>X1</b>	Reactive part of reference impedance at node 1	Ohm	0
<b>R2</b>	Resistive part of reference impedance at node 2	Ohm	50
<b>X2</b>	Reactive part of reference impedance at node 2	Ohm	0

<b>a0 ... aN</b>	Coefficients of the numerator polynomial	None	None
<b>b0 ... bD</b>	Coefficients of the denominator polynomial	None	None

### Netlist Example

To specify the following transfer function (where coefficient  $a_1=0$ ):

$$H(s) = \frac{1 + 2s^2}{1 + s + 3s^2}$$

The netlist specifies:

```
A22 1 2 FC=80e6 BW=101e4 NUMER=[1 0 2] DENOM=[1 1 3]
+ COMPONENT=polynomial_bandpass_filter
```

### Notes

1. The element is specified using a transfer function given as the ratio of two polynomials in the complex variable  $s$ . The bold brackets for the **NUMER** and **DENOM** entries are required.

The function of the device is expressed as:

GAIN × H(s)

The transfer function H(s) is specified by giving the coefficients:

$$H(s) = \frac{a_0 + a_1s + a_2s^2 + \dots}{b_0 + b_1s + b_2s^2 + \dots}$$

$$S = \frac{j(F/F_0 - F_0/F)}{(F_H/F_0 - F_0/F_H)}$$

where  $F$  = the analysis frequency and  $j=\sqrt{-1}$


$$F_0 = \sqrt{F_L F_H}$$

$$F_L = \left( F_C - \frac{BW}{2} \right)$$

$$F_H = F_C + \frac{BW}{2}$$

2. The first coefficients in both numerator and denominator ( $a_0$  and  $b_0$ ) are constants, which must be specified even if they are zero. Thus, leading zeros are significant. In addition, intermediate zero-valued coefficients must be explicitly supplied in order to have the non-zero coefficients applied to the correct powers of  $s$ .
3. Trailing zeros are not significant, and are automatically removed.
4. Both numerator and denominator must contain at least one non-zero value..

## Polynomial Band Reject Filter



### Netlist Syntax

An instance of a polynomial band reject filter has the following Nexxim netlist syntax:

```
Axxx n1 n2 [FC=val] [BW=val] [GF=val] [R1=val] [X1=val]
[R2=val] [X2=val] NUMER=[a0 a1 ...] DENOM=[b0 b1 ...]
COMPONENT=polynomial_bandreject_filter
```

*n1* and *n2* are the nodes connected to the filter. The entry **COMPONENT=polynomial\_bandreject\_filter** is required.

**Table 32: Polynomial Band Reject Filter Instance Parameters**

Parameter	Description	Units	Default
<b>FC</b>	Center frequency	Hz	0
<b>BW</b>	Bandwidth (3dB)	Hz	0
<b>GF</b>	Gain factor	None	1.0
<b>R1</b>	Resistive part of reference impedance at node 1	Ohm	50
<b>X1</b>	Reactive part of reference impedance at node 1	Ohm	0
<b>R2</b>	Resistive part of reference impedance at node 2	Ohm	50
<b>X2</b>	Reactive part of reference impedance at node 2	Ohm	0
<b>a0 ... aN</b>	Coefficients of the numerator polynomial	None	None
<b>b0 ... bD</b>	Coefficients of the denominator polynomial	None	None

To specify the following transfer function (where coefficient  $a_1=0$ ):

$$H(s) = \frac{1 + 2s^2}{1 + s + 3s^2}$$

The netlist specifies:

```
A22 1 2 FC=80e6 BW=101e4 NUMER=[1 0 2] DENOM=[1 1 3]
+ COMPONENT=polynomial_bandreject_filter
```

### Notes

1. The element is specified using a transfer function given as the ratio of two polynomials in the complex variable *s*. The bold brackets for the **NUMER** and **DENOM** entries are required.

The function of the device is expressed as:



GAIN × H(s)

The transfer function H(s) is specified by giving the coefficients:

$$H(s) = \frac{a_0 + a_1s + a_2s^2 + \dots}{b_0 + b_1s + b_2s^2 + \dots}$$

$$S = \frac{j(F/F_0 - F_0/F)}{(F_H/F_0 - F_0/F_H)}$$

where  $F$  = the analysis frequency and  $j = \sqrt{-1}$


$$F_0 = \sqrt{F_L F_H}$$

$$F_L = \left( F_C - \frac{BW}{2} \right)$$

$$F_H = F_C + \frac{BW}{2}$$

2. The first coefficients in both numerator and denominator ( $a_0$  and  $b_0$ ) are constants, which must be specified even if they are zero. Thus, leading zeros are significant. In addition, intermediate zero-valued coefficients must be explicitly supplied in order to have the non-zero coefficients applied to the correct powers of  $s$ .
3. Trailing zeros are not significant, and are automatically removed.
4. Both numerator and denominator must contain at least one non-zero value..

## Polynomial High Pass Filter



### Netlist Syntax

An instance of a polynomial high pass filter has the following Nexxim netlist syntax:

```
Axxx n1 n2 [FC=val] [GF=val] [R1=val] [X1=val] [R2=val]
[X2=val] NUMER=[a0 a1 ...] DENOM=[b0 b1 ...]
COMPONENT=polynomial_highpass_filter
```

$n1$  and  $n2$  are the nodes connected to the filter. The entry **COMPONENT=polynomial\_highpass\_filter** is required.

**Table 33: Polynomial High Pass Filter Instance Parameters**

Parameter	Description	Units	Default
<b>FC</b>	3dB cutoff frequency	Hz	0
<b>GF</b>	Gain factor	None	1.0
<b>R1</b>	Resistive part of reference impedance at node 1	Ohm	50
<b>X1</b>	Reactive part of reference impedance at node 1	Ohm	0
<b>R2</b>	Resistive part of reference impedance at node 2	Ohm	50
<b>X2</b>	Reactive part of reference impedance at node 2	Ohm	0
<b>a0 ... aN</b>	Coefficients of the numerator polynomial	None	None
<b>b0 ... bD</b>	Coefficients of the denominator polynomial	None	None

## Netlist Example

To specify the following transfer function (where coefficient  $a_1=0$ ):

$$H(s) = \frac{1 + 2s^2}{1 + s + 3s^2}$$

The netlist specifies:

```
A22 1 2 FC=80e6 BW=101e4 NUMER=[1 0 2] DENOM=[1 1 3]
+ COMPONENT=polynomial_highpass_filter
```

## Notes

1. The element is specified using a transfer function given as the ratio of two polynomials in the complex variable  $s$ . The bold brackets for the **NUMER** and **DENOM** entries are required.

The function of the device is expressed as:

GAIN  $\times$  H(s)

The transfer function H(s) is specified by giving the coefficients:

$$H(s) = \frac{a_0 + a_1s + a_2s^2 + \dots}{b_0 + b_1s + b_2s^2 + \dots}$$


$$S = \frac{-jF_C}{F}$$

where  $F$  = the analysis frequency and  $j=\sqrt{-1}$

2. The first coefficients in both numerator and denominator ( $a_0$  and  $b_0$ ) are constants, which must be specified even if they are zero. Thus, leading zeros are significant. In addition, intermediate zero-valued coefficients must be explicitly supplied in order to have the non-zero coefficients applied to the correct powers of  $s$ .

3. Trailing zeros are not significant, and are automatically removed.
4. Both numerator and denominator must contain at least one non-zero value.

## Polynomial Low Pass Filter



### Netlist Syntax

An instance of a polynomial low pass filter has the following Nexxim netlist syntax:

```
Axxx n1 n2 [FC=val] [GF=val] [R1=val] [X1=val] [R2=val]
[X2=val] NUMER=[a0 a1 ...] DENOM=[b0 b1 ...]
COMPONENT=polynomial_lowpass_filter
```

*n1* and *n2* are the nodes connected to the filter. The entry **COMPONENT=polynomial\_lowpass\_filter** is required.

**Table 34: Polynomial Low Pass Filter Instance Parameters**

Parameter	Description	Units	Default
<b>FC</b>	3dB cutoff frequency	Hz	0
<b>GF</b>	Gain factor	None	1.0
<b>R1</b>	Resistive part of reference impedance at node 1	Ohm	50
<b>X1</b>	Reactive part of reference impedance at node 1	Ohm	0
<b>R2</b>	Resistive part of reference impedance at node 2	Ohm	50
<b>X2</b>	Reactive part of reference impedance at node 2	Ohm	0
<b>a0 ... aN</b>	Coefficients of the numerator polynomial	None	None
<b>b0 ... bD</b>	Coefficients of the denominator polynomial	None	None

### Netlist Example

To specify the following transfer function (where coefficient  $a_1=0$ ):

$$H(s) = \frac{1 + 2s^2}{1 + s + 3s^2}$$

The netlist specifies:

```
A22 1 2 FC=80e6 BW=101e4 NUMER=[1 0 2] DENOM=[1 1 3]
+ COMPONENT=polynomial_lowpass_filter
```

### Notes

1. The element is specified using a transfer function given as the ratio of two polynomials in the complex variable  $s$ . The bold brackets for the **NUMER** and **DENOM** entries are required.

The function of the device is expressed as:

GAIN  $\times$  H(s)

The transfer function H(s) is specified by giving the coefficients:


$$H(s) = \frac{a_0 + a_1s + a_2s^2 + \dots}{b_0 + b_1s + b_2s^2 + \dots}$$

$$S = \frac{jF}{F_C}$$

where  $F$  = the analysis frequency and  $j = \sqrt{-1}$

2. The first coefficients in both numerator and denominator ( $a_0$  and  $b_0$ ) are constants, which must be specified even if they are zero. Thus, leading zeros are significant. In addition, intermediate zero-valued coefficients must be explicitly supplied in order to have the non-zero coefficients applied to the correct powers of  $s$ .
3. Trailing zeros are not significant, and are automatically removed.
4. Both numerator and denominator must contain at least one non-zero value.

## Polynomial Filter, Causal



### Netlist Syntax

An instance of a polynomial low pass filter has the following Nexxim netlist syntax:

```
Axxx n1 n2 FILTER_TYPE=1|2|3|4 [FC=val] [GF=val] [BW=val]
NUMER=[a0 a1 ...] DENOM=[b0 b1 ...]
COMPONENT=polynomial_filter_causal
```

*n1* and *n2* are the nodes connected to the filter. The parameter **FILTER\_TYPE** selects the passband. The entry **COMPONENT=polynomial\_filter\_causal** is required.

**Table 35: Polynomial Low Pass Filter Instance Parameters**

Parameter	Description	Units	Default
<b>FILTER_TYPE</b>	Passband selector: 1=HIGHPASS, 2=LOWPASS, 3=BANDREJECT, 4=BANDPASS	None	None
<b>FC</b>	3dB cutoff frequency	Hz	1e9
<b>GF</b>	Gain factor	None	1.0
<b>BW</b>	3dB Bandwidth	Hz	1e9
<b>a0 ... aN</b>	Coefficients of the numerator polynomial	None	None
<b>b0 ... bD</b>	Coefficients of the denominator polynomial	None	None

### Netlist Example

To specify the following transfer function (where coefficient  $a_1=0$ ):

$$H(s) = \frac{1 + 2s^2}{1 + s + 3s^2}$$

The netlist specifies:

```
A22 1 2 FILTER_TYPE=4 FC=80e6 BW=101e4
+ NUMER=[1 0 2] DENOM=[1 1 3]
+ COMPONENT=polynomial_filter_causal
```

### Notes

1. The element is specified using a transfer function given as the ratio of two polynomials in the complex variable  $s$ . The bold brackets for the **NUMER** and **DENOM** entries are required.

The function of the device is expressed as:

GAIN  $\times$  H(s)

The transfer function H(s) is specified by giving the coefficients:

$$H(s) = \frac{a_0 + a_1s + a_2s^2 + \dots}{b_0 + b_1s + b_2s^2 + \dots}$$

$$S = \frac{jF}{F_C}$$

where  $F$  = the analysis frequency and  $j = \sqrt{-1}$

2. The first coefficients in both numerator and denominator ( $a_0$  and  $b_0$ ) are constants, which must be specified even if they are zero. Thus, leading zeros are significant. In addition, intermediate zero-valued coefficients must be explicitly supplied in order to have the non-zero coefficients applied to the correct powers of  $s$ .
3. Trailing zeros are not significant, and are automatically removed.
4. Both numerator and denominator must contain at least one non-zero value.

## Pole Zero Band Pass Filter



### Netlist Syntax

An instance of a pole-zero band pass filter has the following Nexxim netlist syntax:

```
Axxx n1 n2 [FC=val] [BW=val] [GF=val] [R1=val] [X1=val]
[R2=val] [X2=val] POLES=[rp1 ip1 ...] ZEROS=[rz1 iz1 ...]
COMPONENT=polezero_bandpass_filter
```

*n1* and *n2* are the nodes connected to the filter. The entry **COMPONENT=polezero\_bandpass\_filter** is required.

**Table 36: Pole-Zero Band Pass Filter Instance Parameters**

Parameter	Description	Units	Default
<b>FC</b>	Center frequency	Hz	0
<b>BW</b>	Bandwidth (3dB)	Hz	0
<b>GF</b>	Gain factor	None	1.0
<b>R1</b>	Resistive part of reference impedance at node 1	Ohm	50
<b>X1</b>	Reactive part of reference impedance at node 1	Ohm	0
<b>R2</b>	Resistive part of reference impedance at node 2	Ohm	50
<b>X2</b>	Reactive part of reference impedance at node 2	Ohm	0
<b>rp1, ip1 ... rpN, ipN</b>	Real and imaginary parts of the poles	None	None
<b>rz1, iz1 ... rzN, izN</b>	Real and imaginary parts of the zeros	None	None

### Netlist Example

```
A22 1 2 FC=80e6 BW=101e4 POLES=[.1 -1.03 .2 .003]
+ ZEROS=[.05 -1.7] + COMPONENT=polezero_bandpass_filter
```

### Notes



1. The element is specified using a transfer function given as the ratio of two expressions in the complex variable  $s$ . The bold brackets for the **POLES** and **ZEROS** entries are required.

The function of the device is expressed as:

GAIN x H(s)

The transfer function H(s) is specified by giving the coefficients:

$$H(s) = \frac{(S - zero1)(S - zero2) \dots}{(S - pole1)(S - pole2) \dots}$$

$$S = \frac{j(F/F_0 - F_0/F)}{(F_H/F_0 - F_0/F_H)}$$

where  $F$  = the analysis frequency and  $j = \sqrt{-1}$


$$F_0 = \sqrt{F_L F_H}$$

$$F_L = \left( F_C - \frac{BW}{2} \right)$$

$$F_H = F_C + \frac{BW}{2}$$

2. The first coefficients in both numerator and denominator ( $a_0$  and  $b_0$ ) are constants, which must be specified even if they are zero. Thus, leading zeros are significant. In addition, intermediate zero-valued coefficients must be explicitly supplied in order to have the non-zero coefficients applied to the correct powers of  $s$ .
3. Trailing zeros are not significant, and are automatically removed.
4. At least one non-zero pole value must be supplied.

## Pole Zero Band Reject Filter



### Netlist Syntax

An instance of a pole-zero band reject filter has the following Nexxim netlist syntax:

```
Axxx n1 n2 [FC=val] [BW=val] [GF=val] [R1=val] [X1=val]
[R2=val] [X2=val] POLES=[rp1 ip1 ...] ZEROS=[rz1 iz1 ...]
COMPONENT=polezero_bandreject_filter
```

$n1$  and  $n2$  are the nodes connected to the filter. The entry **COMPONENT=polezero\_bandreject\_filter** is required.

**Table 37: Pole-Zero Band Reject Filter Instance Parameters**

Parameter	Description	Units	Default
<b>FC</b>	Center frequency	Hz	0
<b>BW</b>	Bandwidth (3dB)	Hz	0
<b>GF</b>	Gain factor	None	1.0
<b>R1</b>	Resistive part of reference impedance at node 1	Ohm	50
<b>X1</b>	Reactive part of reference impedance at node 1	Ohm	0
<b>R2</b>	Resistive part of reference impedance at node 2	Ohm	50

<b>X2</b>	Reactive part of reference impedance at node 2	Ohm	0
<b>rp1, ip1 ... rpN, ipN</b>	Real and imaginary parts of the poles	None	None
<b>rz1, iz1 ... rzN, izN</b>	Real and imaginary parts of the zeros	None	None

### Netlist Example

```
A22 1 2 FC=80e6 BW=101e4 POLES=[.1 -1.03 .2 .003]
+ ZEROS=[.05 -1.7] + COMPONENT=polezero_bandreject_filter
```

### Notes

1. The element is specified using a transfer function given as the ratio of two expressions in the complex variable  $s$ . The bold brackets for the **POLES** and **ZEROS** entries are required.

The function of the device is expressed as:

GAIN × H(s)

The transfer function H(s) is specified by giving the coefficients:

$$H(s) = \frac{(S - zero1)(S - zero2)...}{(S - pole1)(S - pole2)...}$$

$$S = \frac{j(F_0/F_L - F_L/F_0)}{(F/F_0 - F_0/F)}$$

where  $F$  = the analysis frequency and  $j = \sqrt{-1}$


$$F_0 = \sqrt{F_L F_H}$$

$$F_L = \left( F_C - \frac{BW}{2} \right)$$

$$F_H = F_C + \frac{BW}{2}$$

2. The first coefficients in both numerator and denominator ( $a_0$  and  $b_0$ ) are constants, which must be specified even if they are zero. Thus, leading zeros are significant. In addition, intermediate zero-valued coefficients must be explicitly supplied in order to have the non-zero coefficients applied to the correct powers of  $s$ .
3. Trailing zeros are not significant, and are automatically removed.
4. At least one non-zero pole value must be supplied.

## Pole Zero High Pass Filter



### Netlist Syntax

An instance of a pole-zero high pass filter has the following Nexxim netlist syntax:

```
Axxx n1 n2 [FC=val] [GF=val] [R1=val] [X1=val] [R2=val] [X2=val]
POLES=[rp1 ip1 ...] ZEROS=[rz1 iz1 ...]
COMPONENT=polezero_highpass_filter
```

$n1$  and  $n2$  are the nodes connected to the filter. The entry **COMPONENT=polezero\_highpass\_filter** is required.

**Table 38: Pole-Zero High Pass Filter Instance Parameters**

Parameter	Description	Units	Default
<b>FC</b>	3dB cutoff frequency	Hz	0
<b>GF</b>	Gain factor	None	1.0
<b>R1</b>	Resistive part of reference impedance at node 1	Ohm	50
<b>X1</b>	Reactive part of reference impedance at node 1	Ohm	0
<b>R2</b>	Resistive part of reference impedance at node 2	Ohm	50
<b>X2</b>	Reactive part of reference impedance at node 2	Ohm	0
<b>rp1, ip1 ... rpN, ipN</b>	Real and imaginary parts of the poles	None	None
<b>rz1, iz1 ... rzN, izN</b>	Real and imaginary parts of the zeros	None	None

### Netlist Example

```
A22 1 2 FC=80e6 BW=101e4 POLES=[.1 -1.03 .2 .003]
+ ZEROS=[.05 -1.7] + COMPONENT=polezero_highpass_filter
```

### Notes

1. The element is specified using a transfer function given as the ratio of two expressions in the complex variable  $s$ . The bold brackets for the **POLES** and **ZEROS** entries are required.

The function of the device is expressed as:

GAIN × H(s)

The transfer function H(s) is specified by giving the coefficients:


$$H(s) = \frac{(S - zero1)(S - zero2)...}{(S - pole1)(S - pole2)...}$$

$$S = \frac{-jF_C}{F}$$

where  $F$  = the analysis frequency and  $j=\sqrt{-1}$

2. The first coefficients in both numerator and denominator ( $a_0$  and  $b_0$ ) are constants, which must be specified even if they are zero. Thus, leading zeros are significant. In addition, intermediate zero-valued coefficients must be explicitly supplied in order to have the non-zero coefficients applied to the correct powers of  $s$ .
3. Trailing zeros are not significant, and are automatically removed.
4. At least one non-zero pole value must be supplied.

## Pole Zero Low Pass Filter



### Netlist Syntax

An instance of a pole-zero low pass filter has the following Nexxim netlist syntax:

```
Axxx n1 n2 [FC=val] [GF=val] [R1=val] [X1=val] [R2=val] [X2=val]
POLES=[rp1 ip1 ...] ZEROS=[rz1 iz1 ...]
COMPONENT=polezero_lowpass_filter
```

$n1$  and  $n2$  are the nodes connected to the filter. The entry **COMPONENT=polezero\_lowpass\_filter** is required.

**Table 39: Pole-Zero Low Pass Filter Instance Parameters**

Parameter	Description	Units	Default
<b>FC</b>	3dB cutoff frequency	Hz	0
<b>GF</b>	Gain factor	None	1.0
<b>R1</b>	Resistive part of reference impedance at node 1	Ohm	50
<b>X1</b>	Reactive part of reference impedance at node 1	Ohm	0
<b>R2</b>	Resistive part of reference impedance at node 2	Ohm	50
<b>X2</b>	Reactive part of reference impedance at node 2	Ohm	0

<b><i>rp1, ip1 ... rpN, ipN</i></b>	Real and imaginary parts of the poles	None	None
<b><i>rz1, iz1 ... rzN, izN</i></b>	Real and imaginary parts of the zeros	None	None

### Netlist Example

```
A22 1 2 FC=80e6 BW=101e4 POLES=[.1 -1.03 .2 .003]
+ ZEROS=[.05 -1.7] + COMPONENT=polezero_lowpass_filter
```

### Notes

1. The element is specified using a transfer function given as the ratio of two expressions in the complex variable  $s$ . The bold brackets for the **POLES** and **ZEROS** entries are required.

The function of the device is expressed as:

GAIN × H(s)

The transfer function H(s) is specified by giving the coefficients:


$$H(s) = \frac{(S - zero1)(S - zero2)...}{(S - pole1)(S - pole2)...}$$

$$S = \frac{-jF}{F_C}$$

where  $F$  = the analysis frequency and  $j = \sqrt{-1}$

2. The first coefficients in both numerator and denominator ( $a_0$  and  $b_0$ ) are constants, which must be specified even if they are zero. Thus, leading zeros are significant. In addition, intermediate zero-valued coefficients must be explicitly supplied in order to have the non-zero coefficients applied to the correct powers of  $s$ .
3. Trailing zeros are not significant, and are automatically removed.
4. At least one non-zero pole value must be supplied.

## Pole Zero Filter, Causal



### Netlist Syntax

An instance of a pole-zero causal filter has the following Nexxim netlist syntax:

```
Axxx n1 n2 filter_type=1|2|3|4 [FC=val] [GF=val] [BW=val]
```

```
POLES=[rp1 ip1 ...] ZEROS=[rz1 iz1 ...]
```

```
COMPONENT=polezero_filter_causal
```

*n1* and *n2* are the nodes connected to the filter. The parameter **filter\_type** selects the passband. The entry **COMPONENT=polezero\_filter\_causal** is required.

**Table 40: Pole-Zero Causal Filter Instance Parameters**

Parameter	Description	Units	Default
<b>FILTER_TYPE</b>	Passband selector  1=LOWPASS, 2=HIGHPASS, 3=BANDREJECT, 4=BANDPASS	None	None
<b>FC</b>	3dB cutoff frequency	Hz	1e9
<b>GF</b>	Gain factor	None	1.0
<b>BW</b>	3dB bandwidth	Hz	1e9
<b>rp1, ip1 ... rpN, ipN</b>	Real and imaginary parts of the poles	None	None
<b>rz1, iz1 ... rzN, izN</b>	Real and imaginary parts of the zeros	None	None



## Netlist Example

```
A22 1 2 filter_type=4 FC=80e6 BW=101e4 POLES=[.1 -1.03 .2 .003]
+ ZEROS=[.05 -1.7] + COMPONENT=polezero_filter_causal
```

## Notes

1. The element is specified using a transfer function given as the ratio of two expressions in the complex variable  $s$ . The bold brackets for the **POLES** and **ZEROS** entries are required.

The function of the device is expressed as:

GAIN × H(s)

The transfer function H(s) is specified by giving the coefficients:


$$H(s) = \frac{(S - zero1)(S - zero2)...}{(S - pole1)(S - pole2)...}$$

$$S = \frac{-jF}{F_C}$$

where  $F$  = the analysis frequency and  $j = \sqrt{-1}$

2. The first coefficients in both numerator and denominator ( $a_0$  and  $b_0$ ) are constants, which must be specified even if they are zero. Thus, leading zeros are significant. In addition, intermediate zero-valued coefficients must be explicitly supplied in order to have the non-zero coefficients applied to the correct powers of  $s$ .
3. Trailing zeros are not significant, and are automatically removed.
4. At least one non-zero pole value must be supplied.

## Raised Cosine Band Pass Filter



## Netlist Syntax

An instance of a raised cosine band pass filter has the following Nexxim netlist syntax:

```
Axxx n1 n2 [FL=val] [FU=val] [E=val] [B=val] [R1=val] [R2=val]
[IL=val] COMPONENT=raised_cosine_band_pass_filter
```

*n1* and *n2* are the nodes connected to the filter. The entry **COMPONENT=raised\_cosine\_band\_pass\_filter** is required.

**Table 41: Raised Cosine Band Pass Filter Instance Parameters**

Parameter	Description	Units	Default
<b>FL</b>	Lower cutoff frequency	Hz	1e9
<b>FU</b>	Upper cutoff frequency	Hz	2e9
<b>E</b>	Exponential parameter	None	0.5
<b>B</b>	Rolloff factor	None	0.25
<b>R1</b>	Reference resistance for node 1	Ohm	50
<b>R2</b>	Reference resistance for node 2	Ohm	50
<b>IL</b>	Insertion loss	dB	0

## Netlist Example

```
A22 1 2 FL=80e6 FU=100e6 E=0.5 B=0.25 R1=50 R2=50 IL=0
+ COMPONENT=raised_cosine_band_pass_filter
```

## Notes

1. The raised cosine frequency characteristic is given by:

$$X_{rc}(f) = T \quad \left(0 \leq |f| \leq \frac{1-\beta}{2T}\right)$$

$$X_{rc}(f) = \frac{T}{2} \left\{ 1 + \cos \left[ \frac{\pi T}{\beta} \left( |f| - \frac{1-\beta}{2T} \right) \right] \right\} \quad \left( \frac{1-\beta}{2T} \leq |f| \leq \frac{1+\beta}{2T} \right)$$

$$X_{rc}(f) = 0 \quad \left( |f| > \frac{1+\beta}{2T} \right)$$


where  $T$  is the symbol interval and  $\beta$  (parameter **B**) is the rolloff factor, which takes values ranging from 0 to 1.

2. The bandwidth occupied by the signal beyond the Nyquist frequency  $1/2T$  is called the excess bandwidth and is usually expressed as a percentage of the Nyquist frequency. For example, when  $B=0.5$ , the excess bandwidth is 50%, and when  $B=1.0$ , the excess bandwidth is 100%.
3. The exponential parameter  $E$  raises the transfer function to the power  $E$ :  $H_{FRC}(j\omega) = (H_{RC}(j\omega))^E$ . The default value  $E=0.5$  is typically used in a cascade of identical transmit and receive filters.
4. At DC, the filter is implemented as a short circuit.

## References

1. J. G. Proakis, *Digital Communications*, McGraw-Hill, 1989

## Raised Cosine Low Pass Filter



## Netlist Syntax

An instance of a raised cosine low pass filter has the following Nexxim netlist syntax:

```
Axxx n1 n2 [FC=val] [E=val] [B=val] [R1=val] [R2=val] [IL=val]
COMPONENT=raised_cosine_low_pass_filter
```

*n1* and *n2* are the nodes connected to the filter. The entry **COMPONENT=raised\_cosine\_low\_pass\_filter** is required.

**Table 42: Raised Cosine Low Pass Filter Instance Parameters**

Parameter	Description	Units	Default
<b>FC</b>	Cutoff frequency	Hz	1e9
<b>E</b>	Exponential parameter	None	0.5
<b>B</b>	Rolloff factor	None	0.25
<b>R1</b>	Reference resistance for node 1	Ohm	50
<b>R2</b>	Reference resistance for node 2	Ohm	50
<b>IL</b>	Insertion loss	dB	0

### Netlist Example

```
A22 1 2 FC=80e6 E=0.5 B=0.25 R1=50 R2=50 IL=0
+ COMPONENT=raised_cosine_low_pass_filter
```

### Notes

1. The raised cosine frequency characteristic is given by:

$$X_{rc}(f) = T \quad \left(0 \leq |f| \leq \frac{1-\beta}{2T}\right)$$

$$X_{rc}(f) = \frac{T}{2} \left\{ 1 + \cos \left[ \frac{\pi T}{\beta} \left( |f| - \frac{1-\beta}{2T} \right) \right] \right\} \quad \left( \frac{1-\beta}{2T} \leq |f| \leq \frac{1+\beta}{2T} \right)$$

$$X_{rc}(f) = 0 \quad \left( |f| > \frac{1+\beta}{2T} \right)$$


where  $T$  is the symbol interval and  $\beta$  (parameter **B**) is the rolloff factor, which takes values ranging from 0 to 1.

2. The bandwidth occupied by the signal beyond the Nyquist frequency  $1/2T$  is called the excess bandwidth and is usually expressed as a percentage of the Nyquist frequency. For example, when  $B=0.5$ , the excess bandwidth is 50%, and when  $B=1.0$ , the excess bandwidth is 100%.
3. The exponential parameter  $E$  raises the transfer function to the power  $E$ :  $H_{FRC}(j\omega)=(H_{RC}(j\omega))^E$ . The default value  $E=0.5$  is typically used in a cascade of identical transmit and receive filters.
4. At DC, the filter is implemented as a short circuit.

## Reference

1. G. Proakis, *Digital Communications*, McGraw-Hill, 1989

## Root Raised Cosine Band Pass Filter



## Netlist Syntax

An instance of a root raised cosine band pass filter has the following Nexxim netlist syntax:

```
Axxx n1 n2 [FL=val] [FU=val] [E=val] [B=val] [R1=val] [R2=val]  
[IL=val] COMPONENT=root_raised_cosine_band_pass_filter
```

$n1$  and  $n2$  are the nodes connected to the filter. The entry **COMPONENT=root\_raised\_cosine\_band\_pass\_filter** is required.

**Table 43: Root Raised Cosine Band Pass Filter Instance Parameters**

Parameter	Description	Units	Default
<b>FL</b>	Lower cutoff frequency	Hz	1e9
<b>FU</b>	Upper cutoff frequency	Hz	2e9
<b>E</b>	Exponential parameter	None	0.5
<b>B</b>	Rolloff factor	None	0.25

<b>R1</b>	Reference resistance for node 1	Ohm	50
<b>R2</b>	Reference resistance for node 2	Ohm	50
<b>IL</b>	Insertion loss	dB	0


### Netlist Example

```
A22 1 2 FL=80e6 FU=100e6 E=0.5 B=0.25 R1=50 R2=50 IL=0
+ COMPONENT=root_raised_cosine_band_pass_filter
```

### Note

1. The impulse response of a root raised cosine filter convolved with itself is approximately equal to the impulse response of a raised cosine filter.

## Root Raised Cosine Low Pass Filter



### Netlist Syntax

An instance of a root raised cosine low pass filter has the following Nexxim netlist syntax:

```
Axxx n1 n2 [FC=val] [E=val] [B=val] [R1=val] [R2=val] [IL=val]
COMPONENT=root_raised_cosine_low_pass_filter
```

*n1* and *n2* are the nodes connected to the filter. The entry **COMPONENT=root\_raised\_cosine\_low\_pass\_filter** is required.

**Table 44: Root Raised Cosine Low Pass Filter Instance Parameters**

Parameter	Description	Units	Default
<b>FC</b>	Cutoff frequency	Hz	1e9
<b>E</b>	Exponential parameter	None	0.5
<b>B</b>	Rolloff factor	None	0.25
<b>R1</b>	Reference resistance for node 1	Ohm	50
<b>R2</b>	Reference resistance for node 2	Ohm	50

IL	Insertion loss	dB	0
----	----------------	----	---


### Netlist Example

```
A22 1 2 FC=80e6 E=0.5 B=0.25 R1=50 R2=50 IL=0
+ COMPONENT=root_raised_cosine_low_pass_filter
```

### Note

1. The impulse response of a root raised cosine filter convolved with itself is approximately equal to the impulse response of a raised cosine filter.

## Transfer Function, S-Domain, Polynomial



### Netlist Syntax

An instance of a polynomial transfer function filter has the following Nexxim netlist syntax:

```
Axxx n1 n2 [GF=val] [R1=val] [X1=val] [R2=val] [X2=val]
NUMER=[a0 a1 ...] DENOM=[b0 b1 ...]
COMPONENT=tranfun_polynomial_filter
```

$n1$  and  $n2$  are the nodes connected to the filter. The entry **COMPONENT=tranfun\_polynomial\_filter** is required.

**Table 45: Polynomial Transfer Function Filter Instance Parameters**

Parameter	Description	Units	Default
<b>GF</b>	Gain factor	None	1.0
<b>R1</b>	Resistive part of reference impedance at node 1	Ohm	50
<b>X1</b>	Reactive part of reference impedance at node 1	Ohm	0
<b>R2</b>	Resistive part of reference impedance at node 2	Ohm	50
<b>X2</b>	Reactive part of reference impedance at node 2	Ohm	0

<b>a0 ... aN</b>	Coefficients of the numerator polynomial	None	None
<b>b0 ... bD</b>	Coefficients of the denominator polynomial	None	None

### Netlist Example

To specify the following transfer function (where coefficient  $a_1=0$ ):

$$H(s) = \frac{1 + 2s^2}{1 + s + 3s^2}$$

The netlist specifies:

```
A22 1 2 NUMER=[1 0 2] DENOM=[1 1 3]
+ COMPONENT=tranfun_polynomial_filter
```

### Notes

1. The element is specified using a transfer function given as the ratio of two polynomials in the complex variable  $s$ . The bold brackets for the **NUMER** and **DENOM** entries are required.

The function of the device is expressed as:

GAIN × H(s)

The transfer function H(s) is specified by giving the coefficients:

$$H(s) = \frac{a_0 + a_1s + a_2s^2 + \dots}{b_0 + b_1s + b_2s^2 + \dots}$$

$$S = j2\pi F$$

where  $F$  = the analysis frequency and  $j=\text{sqrt}(-1)$

2. The first coefficients in both numerator and denominator ( $a_0$  and  $b_0$ ) are constants, which must be specified even if they are zero. Thus, leading zeros are significant. In addition, intermediate zero-valued coefficients must be explicitly supplied in order to have the non-



zero coefficients applied to the correct powers of  $s$ .

3. Trailing zeros are not significant, and are automatically removed.
4. Both numerator and denominator must contain at least one non-zero value.

## Transfer Function, S-Domain, Pole Zero



### Netlist Syntax

An instance of a pole-zero transfer function filter has the following Nexxim netlist syntax:

```
Axxx n1 n2 [GF=val] [R1=val] [X1=val] [R2=val] [X2=val]
POLES=[rp1 ip1 ...] ZEROS=[rz1 iz1 ...]
COMPONENT=tranfun_polezero_filter
```

$n1$  and  $n2$  are the nodes connected to the filter. The entry **COMPONENT=tranfun\_polezero\_filter** is required.

**Table 46: Pole-Zero Transfer Function Filter Instance Parameters**

Parameter	Description	Units	Default
<b>GF</b>	Gain factor	None	1.0
<b>R1</b>	Resistive part of reference impedance at node 1	Ohm	50
<b>X1</b>	Reactive part of reference impedance at node 1	Ohm	0
<b>R2</b>	Resistive part of reference impedance at node 2	Ohm	50
<b>X2</b>	Reactive part of reference impedance at node 2	Ohm	0
<b>rp1, ip1 ... rpN, ipN</b>	Real and imaginary parts of the poles	None	None
<b>rz1, iz1 ... rzN, izN</b>	Real and imaginary parts of the zeros	None	None

### Netlist Example

```
A22 1 2 POLES=[.1 -1.03 .2 .003] ZEROS=[.05 -1.7]
+ COMPONENT=tranfun_polezero_filter
```

## Notes

1. The element is specified using a transfer function given as the ratio of two expressions in the complex variable  $s$ . The bold brackets for the **POLES** and **ZEROS** entries are required.

The function of the device is expressed as:

GAIN  $\times$  H(s)

The transfer function H(s) is specified by giving the coefficients:

$$H(s) = \frac{(S - zero1)(S - zero2) \dots}{(S - pole1)(S - pole2) \dots}$$

$$S = j2\pi F$$

where  $F$  = the analysis frequency and  $j = \sqrt{-1}$

2. The first coefficients in both numerator and denominator ( $a_0$  and  $b_0$ ) are constants, which must be specified even if they are zero. Thus, leading zeros are significant. In addition, intermediate zero-valued coefficients must be explicitly supplied in order to have the non-zero coefficients applied to the correct powers of  $s$ .
3. Trailing zeros are not significant, and are automatically removed.
4. At least one non-zero pole value must be supplied.

# 14 - Nexxim Ideal Distributed

This topic describes the following ideal distributed elements:

"Coupled Lines, Physical Length" below

"Coupled Lines, Electrical Length" on page 14-3

"Open Stub, Physical Length" on page 14-4

"Open Stub, Physical Length with Reference" on page 14-5

"Open Stub, Electrical Length" on page 14-6

"Open Stub, Electrical Length with Reference" on page 14-7

"Shorted Stub, Physical Length" on page 14-8

"Shorted Stub, Physical Length with Reference" on page 14-9

"Shorted Stub, Electrical Length" on page 14-10

"Shorted Stub, Electrical Length with Reference" on page 14-11

"Thin-Film Resistor, Bulk Resistivity" on page 14-12

"Thin-Film Resistor, Surface Resistivity" on page 14-13

"Transmission Line, Electrical Length" on page 14-14

"Transmission Line, Electrical Length with Reference" on page 14-14


"Transmission Line, Physical Length" on page 14-15


"Transmission Line, Physical Length with Reference" on page 14-17

"Transmission Line with Delay" on page 14-18

"Transmission Line, Delay with Reference" on page 14-19

## Coupled Lines, Physical Length





### Netlist Form

An ideal coupled line, physical length instance has the following netlist syntax:

```
Axxx n1 n4 n2 n3 [P=val] [ZE=val] [ZO=val]
[KE=val] [KO=val] [AE=val] [AO=val] [F=val]
COMPONENT=cpl
```

*n1* and *n2* are the names of the input nodes. *n4* and *n3* are the corresponding output nodes. The entry **COMPONENT=cpl** identifies the element as an ideal coupled line, physical length.

**Table 34: Ideal Coupled Line, Physical Length, Instance Parameters**



Parameter	Description	Units	Default
<b>P</b>	Physical length	Meter	1e-2
<b>ZE</b>	Even mode impedance	Ohm	50
<b>ZO</b>	Odd mode impedance (the second character is the letter <b>O</b> , not the numeral zero)	Ohm	50
<b>KE</b>	Even mode effective dielectric constant		1
<b>KO</b>	Odd mode effective dielectric constant (the second character is the letter <b>O</b> , not the numeral zero)		1
<b>AE</b>	Even mode attenuation	dB/m	0.0
<b>AO</b>	Odd mode attenuation (the second character is the letter <b>O</b> , not the numeral zero)	dB/m	0.0

<b>F</b>	Reference frequency for AE and AO	Hertz	1e9
----------	-----------------------------------	-------	-----

### Netlist Example

```
A3 Port1 Port4 net_27 0 P=0.015
+ KE=1.12 KO=1.01 AE=0.1 F=1.25e9
+ COMPONENT=cpl
```

## Coupled Lines, Electrical Length



### Netlist Form

An ideal coupled line, electrical length instance has the following netlist syntax:

```
Axxx n1 n4 n2 n3 [E=val] [ZE=val] [ZO=val]
[AE=val] [AO=val] [F=val] COMPONENT=cple
```

*n1* and *n2* are the names of the input nodes. *n4* and *n3* are the corresponding output nodes. The entry **COMPONENT=cple** identifies the element as an ideal coupled line, electrical length.


**Table 35: Ideal Coupled Line, Electrical Length, Instance Parameters**

Parameter	Description	Units	Default
<b>E</b>	Electrical length	Degree	45
<b>ZE</b>	Even mode impedance	Ohm	50
<b>ZO</b>	Odd mode impedance (the second character is the letter <b>O</b> , not the numeral zero)	Ohm	50
<b>AE</b>	Even mode attenuation	dB/m	0.0
<b>AO</b>	Odd mode attenuation (the second character is the letter <b>O</b> , not the numeral zero)	dB/m	0.0
<b>F</b>	Reference frequency for AE and AO	Hertz	1e9

### Netlist Example

```
A3 Port1 Port4 net_27 0 E=55
+ AE=0.1 F=1.25e9 COMPONENT=cple
```

## Open Stub, Physical Length



### Netlist Form

An instance of an ideal open stub with physical length has the following netlist syntax:

```
Axxx n1 P=val Z=val K=val A=val F=val
COMPONENT=ideal_open_stub_physical
```

$n1$  is the name of the node attached to the open stub. The entry **COMPONENT=ideal\_open\_stub\_physical** identifies the element as an ideal open stub with physical length.

**Table 36: Ideal Open Stub with Physical Length, Instance Parameters**

Parameter	Description	Units	Default
P	Physical length	Meter	0.01
Z	Characteristic impedance	Ohm	50.0
K	Effective dielectric constant		1.0
F	Reference frequency	Hz	1.0e9
A	Attenuation constant at reference frequency	dB/m	0.0


### Netlist Example

```
A99 Port1 P=10e-3 COMPONENT=ideal_open_stub_physical
```

### Notes

1. The physical model using physical length includes the open end length correction.
2. The open stub model is equivalent to a transmission line model followed by an open model. This is also true in the case of negative length specifications, which are used for deembedding purposes. Note that in the latter case, the open stub model is equivalent to the transmission line model with a negative length terminated by an open.

## Open Stub, Physical Length with Reference



### Netlist Form

An instance of an ideal open stub, physical length with reference node has the following netlist syntax:

```
Axxx n1 n2 P=val Z=val K=val A=val F=val
COMPONENT=ideal_open_stub_physical
```

*n1* is the name of the node attached to the open stub. *n2* is the name of the reference node. The entry **COMPONENT=ideal\_open\_stub\_physical** identifies the element as an ideal open stub, physical length (with or without a reference node).

**Table 37: Ideal Open Stub, Physical Length with Reference, Instance Parameters**

Parameter	Description	Units	Default
<b>P</b>	Physical length	Meter	0.01
<b>Z</b>	Characteristic impedance	Ohm	50.0
<b>K</b>	Effective dielectric constant		1.0
<b>F</b>	Reference frequency	Hz	1.0e9
<b>A</b>	Attenuation constant at reference frequency	dB/m	0.0


### Netlist Example

```
A44 Port1 Port3 P=10e-3 COMPONENT=ideal_open_stub_physical
```

### Notes

1. The physical model using physical length includes the open end length correction.
2. The open stub model is equivalent to a transmission line model followed by an open model. This is also true in the case of negative length specifications, which are used for deembedding purposes. Note that in the latter case, the open stub model is equivalent to the transmission line model with a negative length terminated by an open.

## Open Stub, Electrical Length





## Netlist Format

An instance of an ideal open stub with electrical length has the following netlist syntax:

```
Axxx n1 Z=val E=val A=val F=val
COMPONENT=ideal_open_stub_electrical
```

*n1* is the name of the node attached to the open stub. A reference node of ground (node 0) is automatically supplied, and is not shown in the netlist. The entry **COMPONENT=ideal\_open\_stub\_electrical** identifies the element as an ideal open stub with electrical length.

**Table 38: Ideal Open Stub with Electrical Length, Instance Parameters**

Parameter	Description	Units	Default
<b>Z</b>	Characteristic impedance	Ohm	50.0
<b>E</b>	Electrical length at reference frequency	Degree	45
<b>A</b>	Attenuation constant at reference frequency	dB/m	0.0
<b>F</b>	Reference frequency for E	Hz	1e9


## Netlist Example

```
A44 Port1 E=45 F=1.0e9 COMPONENT=ideal_open_stub_electrical
```

## Notes

1. The open stub, electrical length model is equivalent to a transmission line model followed by an open model. This is also true in the case of negative length specifications, which are used for deembedding purposes. Note that in the latter case, the open stub model is equivalent to the transmission line model with a negative length terminated by an open.

## Open Stub, Electrical Length with Reference



### Netlist Format

An instance of an ideal open stub, electrical length with reference has the following netlist syntax:

```
Axxx n1 n2 Z=val E=val A=val F=val
COMPONENT=ideal_open_stub_electrical
```

*n1* is the name of the node attached to the open stub. *n2* is the name of the reference node. The entry **COMPONENT=ideal\_open\_stub\_electrical** identifies the element as an ideal open stub, electrical length, with or without a reference node.

**Table 39: Ideal Open Stub with Electrical Length, Instance Parameters**

Parameter	Description	Units	Default
Z	Characteristic impedance	Ohm	50.0
E	Electrical length at reference frequency	Degree	45
A	Attenuation constant at reference frequency	dB/m	0.0
F	Reference frequency for E	Hz	1e9


### Netlist Example

```
A44 Port1 Port2 E=45 F=1.0e9
COMPONENT=ideal_open_stub_electrical
```

### Notes

1. The open stub, electrical length model is equivalent to a transmission line model followed by an open model. This is also true in the case of negative length specifications, which are used for deembedding purposes. Note that in the latter case, the open stub model is equivalent to the transmission line model with a negative length terminated by an open.

### Shorted Stub, Physical Length



## Netlist Form

An instance of an ideal shorted stub with physical length has the following netlist syntax:

```
Axxx n1 Z=val K=val P=val A=val F=val
COMPONENT=ideal_shorted_stub_physical
```

*n1* is the name of the node attached to the shorted stub. The entry **COMPONENT=ideal\_shorted\_stub\_physical** identifies the element as an ideal shorted stub, physical length.


**Table 40: Ideal Shorted Stub, Physical Length, Instance Parameters**

Parameter	Description	Units	Default
<b>P</b>	Physical length	Meter	0.01
<b>Z</b>	Characteristic impedance	Ohm	50.0
<b>K</b>	Effective dielectric constant		1.0
<b>F</b>	Reference frequency	Hz	1.0e9
<b>A</b>	Attenuation constant at reference frequency	dB/m	0.0

## Netlist Example

```
A44 Port1 P=10e-3 COMPONENT=ideal_shorted_stub_physical
```

## Shorted Stub, Physical Length with Reference



## Netlist Form

An instance of an ideal shorted stub, physical length with reference node has the following netlist syntax:

```
Axxx n1 n2 Z=val K=val P=val A=val F=val
COMPONENT=ideal_shorted_stub_physical
```

*n1* is the name of the node attached to the shorted stub. *n2* is the reference node. The entry **COMPONENT=ideal\_shorted\_stub\_physical** identifies the element as an ideal shorted stub, physical length with or without a reference node.


**Table 41: Ideal Shorted Stub, Physical Length with Reference, Instance Parameters**

Parameter	Description	Units	Default
<b>P</b>	Physical length	Meter	0.01
<b>Z</b>	Characteristic impedance	Ohm	50.0
<b>K</b>	Effective dielectric constant		1.0
<b>F</b>	Reference frequency	Hz	1.0e9
<b>A</b>	Attenuation constant at reference frequency	dB/m	0.0

### Netlist Example

```
A44 Port1 Port3 P=10e-3 COMPONENT=ideal_shorted_stub_physical
```

## Shorted Stub, Electrical Length



## Netlist Format

An instance of an ideal shorted stub with electrical length has the following netlist syntax:

```
Axxx n1 Z=val E=val A=val F=val
COMPONENT=ideal_shorted_stub_electrical
```

*n1* is the name of the node attached to the shorted stub. A reference node of ground (node 0) is automatically supplied, and is not shown in the netlist. The entry **COMPONENT=ideal\_shorted\_stub\_electrical** identifies the element as an ideal shorted stub with electrical length.


**Table 42: Ideal Shorted Stub with Electrical Length, Instance Parameters**

Parameter	Description	Units	Default
<b>Z</b>	Characteristic impedance	Ohm	50.0
<b>E</b>	Electrical length at reference frequency	Degree	45
<b>A</b>	Attenuation at reference frequency	dB/m	0.0
<b>F</b>	Reference frequency	Hz	1e9

## Netlist Example

```
A44 Port1 E=45 F=1.0e9 COMPONENT=ideal_shorted_stub_electrical
```

## Shorted Stub, Electrical Length with Reference



## Netlist Format

An instance of an ideal shorted stub, electrical length with reference has the following netlist syntax:

```
Axxx n1 n2 Z=val E=val A=val F=val
COMPONENT=ideal_shorted_stub_electrical
```

*n1* is the name of the node attached to the shorted stub. *n2* is the reference node. The entry **COMPONENT=ideal\_shorted\_stub\_electrical** identifies the element as an ideal shorted stub, electrical length with or without a reference node.


**Table 43: Ideal Shorted Stub, Electrical Length with Reference, Instance Parameters**

Parameter	Description	Units	Default
<b>Z</b>	Characteristic impedance	Ohm	50.0
<b>E</b>	Electrical length at reference frequency	Degree	45
<b>A</b>	Attenuation at reference frequency	dB/m	0.0
<b>F</b>	Reference frequency	Hz	1e9

## Netlist Example

```
A44 Port1 Port 2 E=45 F=1.0e9
COMPONENT=ideal_shorted_stub_electrical
```

## Thin-Film Resistor, Bulk Resistivity



## Netlist Form

An instance of a thin-film resistor with bulk resistivity specified has the following Nexxim netlist syntax:

```
Axxx n1 n2 W=val P=val RB=val T=val COMPONENT=thinfilm_rb
```

$n1$  and  $n2$  are the nodes connected to the resistor. The entry **COMPONENT=thinfilm\_rb** identifies the element.


**Table 44: Thin-Film Resistor, Bulk Resistivity Instance Parameters**

Parameter	Description	Units	Default
<b>W</b>	Wire width	Meter	1e-3
<b>P</b>	Wire length	Meter	10e-3
<b>RB</b>	Bulk resistivity	$\mu\text{Ohm-cm}$	1e-20
<b>T</b>	Thickness of thin-film resistor	Meter	1e-3

### Netlist Example

```
Atfrb1 sign sigout W=1mm P=15mm T=0.1mm COMPONENT=thinfilm_rb
```

## Thin-Film Resistor, Surface Resistivity



### Netlist Form

An instance of a thin-film resistor with surface resistivity specified has the following Nexxim netlist syntax:

```
Axxx n1 n2 W=val P=val RS=val COMPONENT=thinfilm_rs
```

$n1$  and  $n2$  are the nodes connected to the resistor. The entry **COMPONENT=thinfilm\_rs** identifies the element.

**Table 45: Thin-Film Resistor, Surface Resistivity Instance Parameters**

Parameter	Description	Units	Default
<b>W</b>	Wire width	Meter	1e-3
<b>P</b>	Wire length	Meter	10e-3
<b>RS</b>	Surface resistivity	$\mu\text{Ohm-cm}$	0.0

## Netlist Example

```
Atfrs1 sign sigout W=1mm P=15mm COMPONENT=thinfilm_rs
```

## Transmission Line, Electrical Length



### Netlist Form

An instance of a transmission line with electrical length has the following Nexxim netlist syntax:

```
Axxx n1 n2 E=val Z=val F=val [A=val] COMPONENT=trle
```

*n1* and *n2* are the nodes connected to the transmission line. The entry **COMPONENT=trle** identifies the element as a transmission line, electrical length.

**Table 46: Transmission Line, Electrical Length Instance Parameters**

Parameter	Description	Units	Default
<b>E</b>	Electrical length at reference frequency	Degree	45
<b>Z</b>	Reference characteristic impedance	Ohm	50
<b>F</b>	Reference frequency	Hz	1e9
<b>A</b>	Attenuation at reference frequency	dB/m	0.0

### Netlist Example


```
Attrle1 trin trout E=55 Z=65 F=2e9 COMPONENT=trle
```

### Notes

1. A lossless line is assumed unless parameter **A** is assigned a non-zero value. Attenuation is then scaled in inverse proportion to the square root of the frequency.

## Transmission Line, Electrical Length with Reference





### Netlist Form

An instance of a transmission line with electrical length and reference nodes has the following Nexxim netlist syntax:

```
Axxx n1 n2 n3 n4 E=val Z=val F=val [A=val] COMPONENT=trle
```

*n1* and *n2* are the nodes connected to the transmission line. *n3* and *n4* are the reference nodes. The entry **COMPONENT=trle** identifies the element as a transmission line, electrical length.

**Table 47: Transmission Line, Electrical Length with Reference Instance Parameters**

Parameter	Description	Units	Default
<b>E</b>	Electrical length at reference frequency	Degree	45
<b>Z</b>	Reference characteristic impedance	Ohm	50
<b>F</b>	Reference frequency	Hz	1e9
<b>A</b>	Attenuation at reference frequency	dB/m	0.0


### Netlist Example

```
Atrlk1 trin trout refin refout E=55 Z=65 F=2e9 COMPONENT=trle
```

### Notes

1. A lossless line is assumed unless parameter **A** is assigned a non-zero value. Attenuation is then scaled in inverse proportion to the square root of the frequency.

## Transmission Line, Physical Length



### Netlist Form

An instance of a transmission line with physical length has the following Nexxim netlist syntax:

```
Axxx n1 n2 P=val Z=val F=val K=val [A=val]
[TAND=val] [MUR=val][SIGMA=val] [ENFORCE_CAUSALITY=val]
COMPONENT=trlk
```

$n1$  and  $n2$  are the nodes connected to the transmission line. The entry **COMPONENT=trlk** identifies the element as a transmission line, physical length.

**Table 48: Transmission Line, Physical Length Instance Parameters**


Parameter	Description	Units	Default
<b>P</b>	Physical length at reference frequency F	Meter	10e-3
<b>Z</b>	Reference characteristic impedance ( $Z>0$ )	Ohm	50
<b>K</b>	Dielectric constant ( $K\geq 1$ )		1.0
<b>F</b>	Reference frequency ( $F\geq 0$ )	Hz	1e9
<b>A</b>	Attenuation at reference frequency F ( $A\geq 0$ )	dB/Meter	0.0
<b>TAND</b>	Dielectric loss tangent ( $\text{TanD}\geq 0.0$ )	None	0.0
<b>MUR</b>	Effective relative permeability of the dielectric ( $\text{Mur}\geq 1.0$ )	None	1.0
<b>SIGMA</b>	Bulk conductivity of the dielectric ( $\text{Sigma}\geq 0.0$ )	Mho/meter	0.0
<b>ENFORCE_CAUSALITY</b>	1=Use causal model, 0=Use noncausal model. -1 = Causal model for Transient, noncausal model for LNA	None	-1

### Netlist Example


```
Atrlk2 trin trout P=2e-3 Z=65 K=1.1 F=2e9 COMPONENT=trlk
```

### Notes

1. A lossless line is assumed unless parameter A is assigned a non-zero value. Attenuation is then scaled in inverse proportion to the square root of the frequency.
2. The causality is enforced by default for both time domain and frequency domain analysis in the TRLK component for which the simulation is going through W element model.
3. When users choose **ENFORCE\_CAUSALITY** to be zero using the property window, the TRLK will use a non-causal model, which is more ideal, to do the time domain and frequency domain analysis. The following snapshot illustrates the difference of result with ENFORCE\_CAUSALITY=1 (red) and with ENFORCE\_CAUSALITY=0 (green) for a simple 1 port TRLK frequency domain analysis



## Transmission Line, Physical Length with Reference



### Netlist Form

An instance of a transmission line with physical length and reference nodes has the following Nexxim netlist syntax:

```
Axxx n1 n2 n3 n4 P=val Z=val K=val F=val [A=val]
[TAND=val] [MUR=val] [SIGMA=val] [ENFORCE_CAUSALITY=val]
COMPONENT=trlk
```

*n1* and *n3* are the nodes connected to the transmission line. *n2* and *n4* are the corresponding reference nodes. The entry **COMPONENT=trlk** identifies the element as a transmission line, physical length.

**Table 49: Transmission Line, Physical Length with Reference Instance Parameters**

Parameter	Description	Units	Default
<b>P</b>	Physical length at reference frequency F	Meter	10e-3
<b>Z</b>	Reference characteristic impedance ( $Z > 0$ )	Ohm	50
<b>K</b>	Dielectric constant ( $K \geq 1$ )		1.0
<b>F</b>	Reference frequency ( $F \geq 0$ )	Hz	1e9
<b>A</b>	Attenuation at reference frequency F ( $A \geq 0$ )	dB/Meter	0.0
<b>TAND</b>	Dielectric loss tangent ( $TanD \geq 0.0$ )	None	0.0
<b>MUR</b>	Effective relative permeability of the dielectric ( $Mur \geq 1.0$ )	None	1.0
<b>SIGMA</b>	Bulk conductivity of the dielectric ( $Sigma \geq 0.0$ )	Mho/meter	0.0
<b>ENFORCE_CAUSALITY</b>	1=Use causal model, 0=Use noncausal model. -1 = Causal model for Transient, noncausal model for LNA	None	-1

### Netlist Example

```
Atrlk1 trin trout refin refout P=0.055 Z=65 F=2e9 A=0.2
COMPONENT=trlk
```

### Notes

1. A lossless line is assumed unless parameter A is assigned a non-zero value. Attenuation is then scaled in inverse proportion to the square root of the frequency.

## Transmission Line with Delay



## Netlist Form

An instance of a transmission line with delay has the following Nexxim netlist syntax:

```
Axxx n1 n2 TD=val Z0=val COMPONENT=trl_td
```

$n1$  and  $n2$  are the nodes connected to the transmission line. The entry **COMPONENT=trl\_td** identifies the element as a transmission line with delay.


**Table 50: Transmission Line with Delay Instance Parameters**

Parameter	Description	Units	Default
<b>Z</b>	Reference characteristic impedance	Ohm	50
<b>TD</b>	Time delay	Second	0.0

## Netlist Example

```
Atrltd1 trin trout TD=0.001 Z=65 COMPONENT=trl_td
```

## Transmission Line, Delay with Reference



## Netlist Form

An instance of a transmission line with electrical length and reference nodes has the following Nexxim netlist syntax:

```
Axxx n1 n2 n3 n4 TD=val Z0=val COMPONENT=trl_td
```

$n1$  and  $n3$  are the nodes connected to the transmission line.  $n2$  and  $n4$  are the reference nodes. The entry **COMPONENT=trl\_td** identifies the element as a transmission line with delay.

**Table 51: Transmission Line, Delay with Reference Instance Parameters**

Parameter	Description	Units	Default
<b>TD</b>	Time delay	Second	0.0
<b>Z0</b>	Reference characteristic impedance	Ohm	50

### Netlist Example

```
Atrltd2 trin refin trout refout TD=0.001 Z0=65 COMPONENT=trl_td
```

---

# 15 - Nexxim Ideal Microwave

This topic describes the following ideal microwave elements:

[Antenna, Dipole](#)

[Antenna, Monopole](#)

[Antenna, Parabolic](#)

[Attenuator](#)

["Circulator" on page 15-6](#)

["Directional Coupler, 3-Port" on page 15-7](#)

["Directional Coupler, 4-Port" on page 15-8](#)

["Free Space Path Loss" on page 15-9](#)

["Ideal Gain/Loss Model" on page 15-9](#)

["Hybrid Coupler, 90-Degree, Causal Model " on page 15-11](#)

["Hybrid Coupler, 90-Degree, Ideal " on page 15-12](#)

["Hybrid Coupler, 180-Degree, Causal Model " on page 15-14](#)

["Isolator" on page 15-16](#)

["Isolator, Physical Model" on page 15-17](#)

["Power Combiner/Divider, 2-Way" on page 15-18](#)

["Power Combiner/Divider, 3-Way" on page 15-19](#)

["Power Combiner/Divider, 4-Way" on page 15-20](#)

["Power Combiner/Divider, 5-Way" on page 15-21](#)

["Power Combiner/Divider, 6-Way" on page 15-22](#)


["Power Combiner/Divider, 7-Way" on page 15-23](#)

["Power Combiner/Divider, 8-Way" on page 15-24](#)

["Power Combiner/Divider, 9-Way" on page 15-25](#)

["Power Combiner/Divider, 10-Way" on page 15-26](#)

## Antenna, Dipole



### Netlist Form

An instance of a dipole antenna has the following Nexxim netlist syntax:

```
Axxx n1 n2 n3 n4 [L=val] [LD=val] [R0=val] COMPONENT=anted
```

*n1* and *n3* are the nodes connected to the antenna. *n2* and *n4* are the nodes to be connected to the LINK element for 2-port operation. The entry **COMPONENT=anted** identifies the element as an dipole antenna.

**Table 19: Dipole Antenna Instance Parameters**

Parameter	Description	Units	Default
L	Length of the antenna	Meter	5.0e-3
LD	Ratio of antenna length to diameter	None	3.0
R0	Reference characteristic impedance	Ohm	50

### Netlist Example

```
Aanted1 sigout1 sigout2 L=6e-3 COMPONENT=anted
```


### Notes

1. For main beam calculations, the simulation frequency in MHz should be less than  $900/L$  (meter) for the dipole antenna.
2. The calculated gain is the maximum antenna gain in the main beam direction.



- When used as a 1-port or a 2-port, the input impedance is calculated across nodes 1 and 3. When used as a 2-port, the second port should be connected to a LINK element for proper analysis.
- The **R0** parameter can be used to modify the antenna calculation of reference impedance for non-50-Ohm systems. **R0** is used to convert the antenna's S-parameters (computed for a 50-Ohm system) to the Y-parameters used by the linear analysis.

## Antenna, Monopole



### Netlist Form

An instance of a monopole antenna has the following Nexxim netlist syntax:

```
Axxx n1 n2 n3 n4 [L=val] [LD=val] [R0=val] COMPONENT=antem
```

*n1* and *n3* are the nodes connected to the antenna. *n2* and *n4* are the nodes to be connected to the LINK element for 2-port operation. The entry **COMPONENT=antem** identifies the element as a monopole antenna.

**Table 20: Monopole Antenna Instance Parameters**

Parameter	Description	Units	Default
<b>L</b>	Length of the antenna	Meter	5.0e-3
<b>LR</b>	Ratio of antenna length to radius	None	3.0
<b>R0</b>	Reference characteristic impedance	Ohm	50


### Netlist Example

```
Aanted1 sigout1 sigout2 L=4e-3 COMPONENT=antem
```

### Notes

1. For main beam calculations, the simulation frequency in MHz should be less than  $450/L$  (meter) for the dipole antenna.
2. The calculated gain is the maximum antenna gain in the main beam direction.
3. When used as a 1-port or a 2-port, the input impedance is calculated across nodes 1 and 3. When used as a 2-port, the second port should be connected to a LINK element for proper analysis.
4. The **R0** parameter can be used to modify the antenna calculation of reference impedance for non-50-Ohm systems. **R0** is used to convert the antenna's S-parameters (computed for a 50-Ohm system) to the Y-parameters used by the linear analysis.

## Antenna, Parabolic



### Netlist Form

An instance of a parabolic antenna has the following Nexxim netlist syntax:

```
Axxx n1 n2 n3 n4 D=val [R0=val] COMPONENT=antep
```

*n1* and *n3* are the nodes connected to the antenna. *n2* and *n4* are the nodes to be connected to the LINK element for 2-port operation. The entry **COMPONENT=antep** identifies the element as a parabolic antenna.

**Table 21: Parabolic Antenna Instance Parameters**

Parameter	Description	Units	Default
<b>D</b>	Diameter of the antenna	Meter	1.0
<b>R0</b>	Reference characteristic impedance	Ohm	50

## Netlist Example

```
Aantep1 sigout1 sigout2 D1.15 COMPONENT=antep
```

## Notes

1. The gain of the parabolic antenna is calculated as  $(\pi D/\lambda)^2$ , where  $\lambda$  is the wavelength. This gain is the maximum antenna gain in the main beam direction.
2. When used as a 1-port or a 2-port, the input impedance is presented by **R0** across nodes 1 and 3. When used as a 2-port, the 2nd port should be connected to the LINK element for proper analysis (see **Note 3**).
3. The **R0** parameter can be used to modify the antenna calculation reference impedance for non 50-Ohm systems. **R0** is used to convert the antenna's S-parameters, which are computed for a 50-Ohm system, to the Y-parameters used by the linear analysis.

## References

1. C. A. Balanis, *Antenna Theory: Analysis and Design*, Harper & Row Publishers, Section 7.3, 1982

## Attenuator



## Netlist Form

An instance of an attenuator has the following Nexxim netlist syntax:

```
Axxx n1 n2 [A=val] [R0=val] COMPONENT=attenuator
```

*n1* and *n2* are the nodes connected to the attenuator. The entry **COMPONENT=attenuator** identifies the element as an attenuator.

**Table 22: Attenuator Instance Parameters**

Parameter	Description	Units	Default
<b>A</b>	Attenuation	dB	3.0
<b>R0</b>	Reference characteristic impedance	Ohm	50


## Netlist Example

Aattn1 attin attout A=2.75 COMPONENT=attenuator

**Notes**

1.  $20 \log |S_{21}| = 20 \log |S_{12}| = -\text{ATTENUATION}$
2. The phase of all four S-parameters is zero degrees.

**Circulator**



**Netlist Form**

An instance of a three-port circulator has the following Nexxim netlist syntax:

```
Axxx n1 n2 n3 [RL=val] [PRL=val] [IS=val] [PIS=val]
[IL=val] [PIL=val] [R=val] [X=val] COMPONENT=circulator
```

*n1*, *n2*, and *n3* are the nodes connected to the circulator. The entry **COMPONENT=circulator** identifies the element as a circulator.

**Table 23: Circulator Instance Parameters**

Parameter	Description	Units	Default
<b>RL</b>	Magnitude of the return loss for all ports	dB	370
<b>PRL</b>	Phase of the return loss for all ports	Degree	180
<b>IS</b>	Magnitude of the isolation for all reverse paths	dB	370
<b>PIS</b>	Phase of the isolation for all reverse paths	Degree	0
<b>IL</b>	Magnitude of the insertion loss for all forward paths	dB	0
<b>PIL</b>	Phase of the insertion loss for all forward paths	Degree	0
<b>R (R0)</b>	Resistive part of the reference characteristic impedance	Ohm	50
<b>X</b>	Inductive part of the reference characteristic impedance	Ohm	0


## Netlist Example

```
Acirc1 11 21 13 COMPONENT=circulator
```

## Notes

1.  $S_{21} = S_{32} = S_{13} = 1$ .
2. All other S parameters are 0.

## Directional Coupler, 3-Port



## Netlist Form

An instance of a three-port directional coupler has the following Nexxim netlist syntax:

```
Axxx n1 n2 n3 [COUP=val] [LOSS=val] [DIRECTIVITY=val]  
[VSWR1=val] [VSWR2=val] [VSWR3=val] [ZREF=val]  
COMPONENT=coupler3
```

$n1$ ,  $n2$ , and  $n3$  are the nodes connected to the coupler. The entry **COMPONENT=coupler3** identifies the element as a 3-port directional coupler.

**Table 24: Three-Port Directional Coupler Instance Parameters**

Parameter	Description	Units	Default
<b>COUP</b>	Coupling factor	dB	20
<b>LOSS</b>	Main arm insertion loss	dB	3
<b>DIRECTIVITY</b>	Directivity (ratio of coupled power to isolated power)	dB	100
<b>VSWR1</b>	Voltage standing wave ratio at port 1	dB	1
<b>VSWR2</b>	Voltage standing wave ratio at port 2	dB	1
<b>VSWR3</b>	Voltage standing wave ratio at port 3	dB	1
<b>ZREF (R0)</b>	Reference Impedance	Ohm	50


## Netlist Example

Acoup3 11 21 13 COUPL=30 COMPONENT=coupler

**Notes**

1.  $20 \log |S_{21}| = 20 \log |S_{12}| = -\text{LOSS}$
2.  $20 \log |S_{23}| = 20 \log |S_{32}| = \text{DIRECTIVITY}$
3.  $20 \log |S_{31}| = 20 \log |S_{13}| = -\text{COUP}$
4.  $|S_{11}| = (\text{VSWR1} - 1)/(\text{VSWR1} + 1)$ , where VSWR1 is the voltage standing wave ratio at port 1.
5.  $|S_{22}| = (\text{VSWR2} - 1)/(\text{VSWR2} + 1)$ , where VSWR2 is the voltage standing wave ratio at port 2.
6.  $|S_{33}| = (\text{VSWR3} - 1)/(\text{VSWR3} + 1)$ , where VSWR3 is the voltage standing wave ratio at port 2.
7. The phase of all S-parameters is zero degrees.

**Directional Coupler, 4-Port**



**Netlist Form**

An instance of a 4-port directional coupler has the following Nexxim netlist syntax:

```
Axxx n1 n2 n3 n4 [COUPLING=val] [LOSS=val] [DIRECTIVITY=val]
[VSWRM=val] [VSWRC=val] [ZREF=val] COMPONENT=coupler4
```

*n1*, *n2*, *n3* and *n4* are the nodes connected to the coupler. The entry **COMPONENT=coupler4** identifies the element as a 4-port directional coupler.

**Table 25: Four-Port Directional Coupler Instance Parameters**


Parameter	Description	Units	Default
<b>COUPLING</b>	Coupling factor	dB	20
<b>LOSS</b>	Main arm insertion loss	dB	3

<b>DIRECTIVITY</b>	Directivity (ratio of coupled power to isolated power)	dB	100
<b>VSWRM</b>	Voltage standing wave ratio of the main arm	dB	1
<b>VSWRC</b>	Voltage standing wave ratio of the coupled arm	dB	1
<b>ZREF (R0)</b>	Reference Impedance	Ohm	50

### Netlist Example

```
Acoup4 11 21 13 44 COUPLING=25 COMPONENT=coupler4
```

## Free Space Path Loss



### Netlist Form

An instance of a microwave link has the following Nexxim netlist syntax:

```
Axxx n1 n2 P=val R0=val COMPONENT=link
```

*n1* and *n2* are the nodes connected to the link. The entry **COMPONENT=link** identifies the element as a free space path loss element.


**Table 26: Link Instance Parameters**

Parameter	Description	Units	Default
<b>P</b>	Physical length of link	Meter	1000
<b>RO</b>	Termination resistance of the link	Ohm	50

### Netlist Example

```
Aattn1 txout rxin P=2000 COMPONENT=link
```

## Ideal Gain/Loss Model



### Netlist Form

An instance of an ideal gain/loss model has the following Nexxim netlist syntax:

```
Axxx n1 n2 [GAIN=val] [LFC=val] [HFC=val] [HROF=val]
[ISWR=val] [OSWR=val] [INPUT_PHASE=val] [OUTPUT_PHASE=val]
[PG=val]
[BEL=val] [FMIN=val] [MGO=val] [PGO=val] [RN=val]
[RO=val] COMPONENT=gain_loss
```

*n1* and *n2* are the nodes connected to the gain/loss model. The entry **COMPONENT=gain\_loss** identifies the element as an ideal gain/loss model.

**Table 27: Ideal Gain/Loss Model Instance Parameters**

Parameter	Description	Units	Default
<b>GAIN</b>	Gain or loss (MS21)	dB	0
<b>LFC</b>	Low frequency cutoff	Hz	0
<b>LROF</b>	Low frequency roll-off slope	None	0
<b>HFC</b>	High frequency cutoff	Hz	0
<b>HROF</b>	High frequency roll-off factor	None	0
<b>ISWR</b>	Input standing wave ratio	None	1
<b>OSWR</b>	Output standing wave ratio	None	1
<b>INPUT_PHASE</b>	Input reflection phase	Degree	0
<b>OUTPUT_PHASE</b>	Output reflection phase	Degree	0
<b>PG</b>	Input-to-output phase delay	Degree	0
<b>BEL</b>	Band edge limit	dB	-3
<b>FMIN</b>	Minimum noise figure	dB	0
<b>MGO</b>	Magnitude of optimum noise figure reflection coefficient	None	0
<b>PGO</b>	Phase of optimum noise figure reflection coefficient	Degree	0



<b>RN</b>	Real equivalent normalized noise resistance	Ohm	0
<b>RO (R0)</b>	Reference impedance	Ohm	50


### Netlist Example

```
Again2 11 21 GAIN=3 COMPONENT=gain_loss
```

### Notes

1. This component may be used as an amplifier, a filter, or an attenuator.
2. The formulation is ideal with  $S_{12}=0$ .
3. The GAIN element computes the noise properties when the noise parameters FMIN, MGO, PGO, and RN are specified.

## Hybrid Coupler, 90-Degree, Causal Model



### Netlist Form

The 90-degree hybrid coupler with causal model supports both time domain and frequency domain analyses, but see Note 1 for limitations. An instance of a 90-degree hybrid coupler with causal model has the following netlist syntax:

```
Axxx n1 n2 n3 n4 CP=val F0=val [RO=val] COMPONENT=hyb90_causal
```

$n1$ ,  $n2$ ,  $n3$  and  $n4$  are the nodes connected to the coupler. The entry **COMPONENT=hyb90\_causal** identifies the element as a 90-degree hybrid coupler, causal model.

**Table 28: 90-Degree Hybrid Coupler, Causal Model Instance Parameters**

Parameter	Description	Units	Default
<b>CP</b>	Coupling factor (must be a positive number)	dB	3.0104

<b>F0 (FO)</b>	Center frequency	Hertz	None
<b>R0 (RO)</b>	Reference impedance	Ohm	50

### Netlist Example

```
A87 11 21 13 44 CP=2.7 F0=1e9 COMPONENT=hyb90
```


### Notes

1. The causal model coupler supports both time domain and frequency domain analyses.
2. The following table details the operation of the 90 degree couplers. In this table,  $\alpha=10^{-0.05CP}$  in dB, A and B are voltages presented at the pins.

**Table 29: Hybrid 90-Degree Coupler Operation**

Operation	n1	n2	n3	n4
Splitter with 90 ° phase shift (#1)	A	0	$A\sqrt{1-\alpha^2}\angle-90$	$\alpha A\angle-180$
Splitter with 90 ° phase shift (#2)	0	A	$\alpha A\angle-180$	$A\sqrt{1-\alpha^2}\angle-90$
Combiner	A	B	$A\sqrt{1-\alpha^2}\angle-90$ $+ \alpha B\angle-180$	$\alpha A\angle(-180)$ $+ B\sqrt{1-\alpha^2}\angle-90$

## Hybrid Coupler, 90-Degree, Ideal



### Netlist Form

The ideal coupler model supports frequency domain analysis only, not time domain. An instance of a 90-degree hybrid coupler has the following Nexxim netlist syntax:

```
Axxx n1 n2 n3 n4 [CP=val] [PH1=val] [PH2=val] [RO=val]
COMPONENT=hyb90
```

$n1$ ,  $n2$ ,  $n3$  and  $n4$  are the nodes connected to the coupler. The entry **COMPONENT=hyb90** identifies the element as a 90-degree hybrid coupler.

**Table 30: Ideal 90-Degree Hybrid Coupler Instance Parameters**

Parameter	Description	Units	Default
CP	Coupling factor (must be a positive number)	dB	3.0104
PH1	Phase shift between port1 and port 2	Degree	-90
PH2	Phase shift between port 1 and port 3	Degree	-180
RO (RO)	Reference impedance	Ohm	50

### Netlist Example

```
A87 11 21 13 44 CP=2.5 PH1=-75 PH2=-205 COMPONENT=hyb90
```


### Notes

1. The ideal coupler models support frequency domain analyses only, not time domain.
2. The following table details the operation of the 90 degree couplers. In this table,  $\alpha=10^{-0.05CP}$  in dB, A and B are voltages presented at the pins.

**Table 31: Hybrid 90-Degree Coupler Operation**

Operation	n1	n2	n3	n4
Splitter with 90 ° phase shift (#1)	A	0	$A\sqrt{1-\alpha^2}\angle-90$	$\alpha A\angle-180$
Splitter with 90 ° phase shift (#2)	0	A	$\alpha A\angle-180$	$A\sqrt{1-\alpha^2}\angle-90$
Combiner	A	B	$A\sqrt{1-\alpha^2}\angle-90$ $+ \alpha B\angle-180$	$\alpha A\angle(-180)$ $+ B\sqrt{1-\alpha^2}\angle-90$

## Hybrid Coupler, 180-Degree, Causal Model



### Netlist Form

The 180-degree hybrid coupler can function as an in-phase power splitter, as an out-of-phase power splitter, or as a power combiner. The causal model 180-degree hybrid coupler can be simulated in both frequency and time domains. See notes for limitations and operating information. The causal model coupler instance has the following netlist syntax:

```
Axxx n1 n2 n3 n4 CP=val F0=val [RO=val] COMPONENT=hyb180_causal
```

*n1*, *n2*, *n3* and *n4* are the nodes connected to the coupler. The entry **COMPONENT=hyb180\_causal** is required.

**Table 32: 180-Degree Hybrid Coupler Instance Parameters**

Parameter	Description	Units	Default
<b>CP</b>	Coupling factor (must be a positive number)	dB	3.0104
<b>F0 (FO)</b>	Center frequency	Hertz	None
<b>RO (R0)</b>	Reference impedance	Ohm	50

### Netlist Example

```
A87 11 21 13 44 F0=1e9 COMPONENT=hyb180_causal
```


### Notes

1. The causal model coupler supports both time domain and frequency domain analyses.
2. A positive value must be entered for the center frequency (F0 or FO) in order for the hybrid 180 splitter/combiner to operate. There is no default.

3. The operation of the causal model coupler is captured by the following 4-port S-matrix:


$$[S] = \frac{-j}{\sqrt{2}} \begin{bmatrix} 0 & 1 & 1 & 0 \\ 1 & 0 & 0 & -1 \\ 1 & 0 & 0 & 1 \\ 0 & -1 & 1 & 0 \end{bmatrix}$$

4. The columns of the S-matrix represent the various modes of operation. The in-phase power splitter mode of operation can be illustrated as follows:




The input at n1 is matched, the outputs at n2 and n3 are in phase with each other, and n4 is the isolation port. This represents column 1 of the S-matrix.

5. The out-of-phase power splitter mode of operation can be illustrated:



The input at n4 is matched, the outputs at n2 and n3 are 180° out of phase, and n1 is the isolation port. This operation represents column 4 of the S-matrix.

6. The power combiner mode of operation can be illustrated:




The inputs n2 and n3 are matched, n1 outputs the sum of the two input signals, n4 outputs the difference. This uses columns 2 and 3 of the S-matrix.

7. The following table summarizes the operation of the 180 degree couplers.

Hybrid 180-Degree Coupler Operation				
Operation	n1	n2	n3	n4
<b>In-phase Power Splitter</b>	Input	Through Output (in phase with Coupled output)	Coupled Output	Isolation
<b>Out-of-Phase Power Splitter</b>	Isolation	Through Output (180° out of phase with Coupled output)	Coupled Output	Input
<b>Power Combiner</b>	Sum of A and B	Input A	Input B	Difference of A and B

## Isolator



### Netlist Form

An instance of an isolator has the following Nexxim netlist syntax:

```
Axxx n1 n2 [RL=val] [PRL=val] [IS=val] [PIS=val] [IL=val] [PIL=val] [R=val] [X=val] COMPONENT=isolator
```


n1 and n2 are the nodes connected to the isolator. The entry **COMPONENT=isolator** identifies the element as an isolator.

**Table 34: Isolator Instance Parameters**

Parameter	Description	Units	Default
<b>RL</b>	Magnitude of the return loss for all ports	dB	370
<b>PRL</b>	Phase of the return loss for all ports	Degree	180
<b>IS</b>	Magnitude of the isolation for all reverse paths	dB	370
<b>PIS</b>	Phase of the isolation for all reverse paths	Degree	0
<b>IL</b>	Magnitude of the insertion loss for all forward paths	dB	0
<b>PIL</b>	Phase of the insertion loss for all forward paths	Degree	0
<b>R (R0)</b>	Resistive part of the reference characteristic impedance	Ohm	50
<b>X</b>	Inductive part of the reference characteristic impedance	Ohm	0

**Netlist Example**

```
A87 11 21 COMPONENT=isolator
```

**Isolator, Physical Model****Netlist Form**

An instance of an isolator physical model has the following Nexxim netlist syntax:

```
Axxx n1 n2 [RL1=val] [PRL1=val] [IS1=val] [PIS1=val]
[IL1=val] [PIL1=val] [RL2=val] [PRL2=val] [R=val] [X=val]
COMPONENT=isolator_physical
```

*n1* and *n2* are the nodes connected to the isolator. The entry **COMPONENT=isolator\_physical** identifies the element as an isolator, physical model.

**Table 35: Isolator Physical Model Instance Parameters**


Parameter	Description	Units	Default
<b>RL1</b>	Magnitude of the return loss for port 1	dB	370
<b>PRL1</b>	Phase of the return loss for port 1	Degree	180

<b>IS1</b>	Magnitude of the isolation for reverse path 2-1	dB	370
<b>PIS1</b>	Phase of the isolation for reverse path 2-1	Degree	0
<b>IL1</b>	Magnitude of the insertion loss for forward path 1-2	dB	0
<b>PIL1</b>	Phase of the insertion loss for forward path 1-2	Degree	0
<b>RL2</b>	Magnitude of the return loss for port 2	dB	370
<b>PRL2</b>	Phase of the return loss for port 2	Degree	180
<b>R (R0)</b>	Resistive part of the reference characteristic impedance	Ohm	50
<b>X</b>	Inductive part of the reference characteristic impedance	Ohm	0

### Netlist Example

```
A88 11 21 COMPONENT=isolator_physical
```

## Power Combiner/Divider, 2-Way



### Netlist Form

An instance of a 2-way power combiner/divider has the following Nexxim netlist syntax:

```
Axxx n1 n2 n3 [IL13=val] [PH13=val] [IL23=val] [PH23=val]
           [RO=val] COMPONENT=power_combiner2
```

$n1$ ,  $n2$ , and  $n3$  are the nodes connected to the combiner/divider. The entry **COMPONENT=power\_combiner2** identifies the element as a 2-way power combiner/divider .

**Table 36: Two-Way Power Combiner/Divider Instance Parameters**

Parameter	Description	Units	Default
<b>IL13</b>	Insertion loss between port 1 and port 3	dB	3.0104
<b>PH13</b>	Phase shift between port1 and port 3	Degree	-90



<b>IL14</b>	Insertion loss between port 2 and port 3	dB	3.0104
<b>PH23</b>	Phase shift between port 2 and port 3	Degree	-90
<b>RO (R0)</b>	Reference characteristic impedance	Ohm	50


### Netlist Example

```
A87 11 22 33 COMPONENT=power_combiner2
```

### Notes

1.  $|S_{13}| = |S_{23}| = |S_{31}| = |S_{32}| = -3\text{dB}$
2.  $S_{11} = S_{22} = S_{33} = S_{21} = S_{12} = 0$
3. The phases of all S-parameters are zero degrees.
4. All the parameters are assumed to be constant.

## Power Combiner/Divider, 3-Way



### Netlist Form

An instance of a 3-way power combiner/divider has the following Nexxim netlist syntax:

```
Axxx n1 n2 n3 n4 [IL13=val] [PH13=val] [IL23=val] [PH23=val]
[RO=val] COMPONENT=power_combiner3
```

$n1$ ,  $n2$ ,  $n3$  and  $n4$  are the nodes connected to the combiner/divider. The entry **COMPONENT=power\_combiner3** identifies the element as a 3-way power combiner/divider.

**Table 37: Three-Way Power Combiner/Divider Instance Parameters**

Parameter	Description	Units	Default
<b>IL14</b>	Insertion loss between port 1 and port 4	dB	4.7713
<b>PH14</b>	Phase shift between port 1 and port 3	Degree	-90

<b>IL24</b>	Insertion loss between port 2 and port 4	dB	4.7713
<b>PH24</b>	Phase shift between port 2 and port 4	Degree	-90
<b>IL34</b>	Insertion loss between port 3 and port 4	dB	4.7713
<b>PH34</b>	Phase shift between port 3 and port 4	Degree	-90
<b>RO (R0)</b>	Reference characteristic impedance	Ohm	50


### Netlist Example

```
A87 11 22 33 44 COMPONENT=power_combiner3
```

### Notes

1. All the parameters are assumed to be constant.

## Power Combiner/Divider, 4-Way



### Netlist Form

An instance of a 4-way power combiner/divider has the following Nexxim netlist syntax:

```
Axxx n1 n2 n3 n4 n5 [IL=val] [RO=val]
COMPONENT=power_combiner_n
```

*n1* through *n5* are the nodes connected to the combiner/divider. The entry **COMPONENT=power\_combiner\_n** is required.

**Table 38: Four-Way Power Combiner/Divider Instance Parameters**

Parameter	Description	Units	Default
-----------	-------------	-------	---------

IL	Insertion loss	dB	10
RO (R0)	Reference characteristic impedance	Ohm	50


### Netlist Example

```
A87 11 22 33 44 55 COMPONENT=power_combiner_n
```

### Notes

1. All non-transmission S-parameters are zero.
2. The phases of all s-parameters are zero.
3. All the parameters are assumed to be constant.

## Power Combiner/Divider, 5-Way



### Netlist Form

An instance of a 5-way power combiner/divider has the following Nexxim netlist syntax:

```
Axxx n1 n2 n3 n4 n5 n6 [IL=val] [RO=val]
COMPONENT=power_combiner_n
```

*n1* through *n6* are the nodes connected to the combiner/divider. The entry **COMPONENT=power\_combiner\_n** is required.

**Table 39: Five-Way Power Combiner/Divider Instance Parameters**

Parameter	Description	Units	Default
IL	Insertion loss	dB	10
RO (R0)	Reference characteristic impedance	Ohm	50


### Netlist Example

```
A87 11 22 133 44 55 66 COMPONENT=power_combiner_n
```

### Notes

1. All non-transmission S-parameters are zero.
2. The phases of all S-parameters are zero.
3. All the parameters are assumed to be constant.

## Power Combiner/Divider, 6-Way



### Netlist Form

An instance of a 3-way power combiner/divider has the following Nexxim netlist syntax:

```
Axxx n1 n2 n3 n4 n5 n6 n7 [IL=val] [RO=val]
COMPONENT=power_combiner_n
```

*n1* through *n7* are the nodes connected to the combiner/divider. The entry **COMPONENT=power\_combiner\_n** is required.

**Table 40: Six-Way Power Combiner/Divider Instance Parameters**

Parameter	Description	Units	Default
IL	Insertion loss	dB	10
RO (R0)	Reference characteristic impedance	Ohm	50


## Netlist Example

```
A87 11 22 33 44 55 66 77 COMPONENT=power_combiner_n
```

## Notes

1. All non-transmission S-parameters are zero.
2. The phases of all S-parameters are zero.
3. All the parameters are assumed to be constant.

## Power Combiner/Divider, 7-Way



## Netlist Form

An instance of a 7-way power combiner/divider has the following Nexxim netlist syntax:

```
Axxx n1 n2 n3 n4 n5 n6 n7 n8 [IL=val] [RO=val]  
COMPONENT=power_combiner_n
```

*n1* through *n8* are the nodes connected to the combiner/divider. The entry **COMPONENT=power\_combiner\_n** is required.

**Table 41: Seven-Way Power Combiner/Divider Instance Parameters**

Parameter	Description	Units	Default
<b>IL</b>	Insertion loss	dB	10
<b>RO (R0)</b>	Reference characteristic impedance	Ohm	50


### Netlist Example

```
A87 11 22 33 44 55 66 77 88 N=7 COMPONENT=power_combiner_n
```

### Notes

1. All non-transmission S-parameters are zero.
2. The phases of all S-parameters are zero.
3. All the parameters are assumed to be constant.

## Power Combiner/Divider, 8-Way



### Netlist Form

An instance of an 8-way power combiner/divider has the following Nexxim netlist syntax:

```
Axxx n1 n2 n3 n4 n5 n6 n7 n8 n9 [IL=val] [RO=val]
COMPONENT=power_combiner_n
```

*n1* through *n9* are the nodes connected to the combiner/divider. The entry **COMPONENT=power\_combiner\_n** is required.

**Table 42: Eight-Way Power Combiner/Divider Instance Parameters**

Parameter	Description	Units	Default
IL	Insertion loss	dB	10

<b>RO (R0)</b>	Reference characteristic impedance	Ohm	50
----------------	------------------------------------	-----	----


### Netlist Example

```
A87 11 22 33 44 55 66 77 88 99 COMPONENT=power_combiner_n
```

### Notes

1. All non-transmission S-parameters are zero.
2. The phases of all S-parameters are zero.
3. All the parameters are assumed to be constant.

## Power Combiner/Divider, 9-Way



### Netlist Form

An instance of a 9-way power combiner/divider has the following Nexxim netlist syntax:

```
Axxx n1 n2 n3 n4 n5 n6 n7 n8 n9 n10 [IL=val] [RO=val]
COMPONENT=power_combiner_n
```

*n1* through *n10* are the nodes connected to the combiner/divider. The entry **COMPONENT=power\_combiner\_n** is required.

**Table 43: Nine-Way Power Combiner/Divider Instance Parameters**

Parameter	Description	Units	Default
IL	Insertion loss	dB	10
RO (R0)	Reference characteristic impedance	Ohm	50


### Netlist Example

```
A87 11 22 33 44 55 66 77 88 99 110 COMPONENT=power_combiner_n
```

### Notes

1. All non-transmission S-parameters are zero.
2. The phases of all S-parameters are zero.
3. All the parameters are assumed to be constant.

## Power Combiner/Divider, 10-Way



### Netlist Form

An instance of a 10-way power combiner/divider has the following Nexxim netlist syntax:

```
Axxx n1 n2 n3 n4 n5 n6 n7 n8 n9 n10 n11 [IL=val] [RO=val]
COMPONENT=power_combiner_n
```

*n1* through *n11* are the nodes connected to the combiner/divider. The entry **COMPONENT=power\_combiner\_n** is required.



**Table 44: Ten-Way Power Combiner/Divider Instance Parameters**

Parameter	Description	Units	Default
IL	Insertion loss	dB	10
RO (R0)	Reference characteristic impedance	Ohm	50

### Netlist Example

```
A87 11 21 33 44 55 66 77 88 99 110 211  
+ COMPONENT=power_combiner_n
```

### Notes

1. All non-transmission S-parameters are zero.
2. The phases of all S-parameters are zero.
3. All the parameters are assumed to be constant.



# 16 - IBIS Buffer Elements

This topic describes IBIS buffer elements as used with Nexxim device models.


"Series Buffer" below

"Series Switch Buffer" on the next page

"IBIS Buffer Conventions " on page 16-5

TYP Parameter Values for All IBIS Buffers

## Series Buffer



### Netlist Syntax

```

B_SERIESxxxnode1 node2
+ file='filename' model='model_name'
+ buffer=15|series

+ [typ=typ|min|max|fast|slow]
+ [interpol=1|2]
+ [nowarn]
+ [all_sm=0|1]

```

*Node1* is the input, *node2* is the output.

**Table 37: IBIS Series Buffer Instance Parameters**

Parameter	Description	Units	Default
<b>FILE</b>	Name of IBIS file	None	None
<b>MODEL</b>	Name of model in IBIS file. The model type must match the	None	None

	instance type.		
<b>BUFFER</b>	Code or token for buffer type. Must be <b>15</b> or <b>series_buffer</b> for the Series Buffer type	None	None
<b>TYP</b>	<p>Parameter range:</p> <p><b>typ</b> =midrange of all values</p> <p><b>min</b> =minimum of all values</p> <p><b>max</b> =maximum of all values</p> <p><b>fast</b> =maxima and minima selected to produce the fastest transitions.</p> <p><b>slow</b> =maxima and minima selected to produce the slowest transitions.</p> <p>See "<a href="#">TYP Parameter Values for All IBIS Buffers</a>" on page 16-4 for <b>fast</b> and <b>slow</b> settings.</p>	None	<b>typ</b>
<b>INTERPOL</b>	<p>Interpolation: 1=linear, 2=spline</p> <p>This parameter is ignored when ALL_SM=1.</p>	None	1
<b>NOWARN</b>	When present, disable parser warnings.	None	Warnings enabled
<b>ALL_SM</b>	<p>Series MOSFET: 0=use first table only, 1=use all tables.</p> <p>If ALL_SM=1 and more than one table exists, parameter INTERPOL is ignored and Nexxim uses a fixed method for processing the multi-table data</p>	None	0

## Series Switch Buffer



IBIS Series Switch Buffer Symbol

## Netlist Syntax

```

B_SERIES_SWxxxnode1 node2
+ file='filename' model='model_name'
+ buffer=16|series_switch
+ [typ=typ|min|max|fast|slow]
+ [ss_state=on|off]
+ [interpol=1|2]
+ [nowarn]
+ [all_sm=0|1]

```

*Node1* is the input, *node2* is the output.

**Table 38: IBIS Series Switch Instance Parameters**

Parameter	Description	Units	Default
<b>FILE</b>	Name of IBIS file	None	None
<b>MODEL</b>	Name of model in IBIS file. The model type must match the instance type.	None	None
<b>BUFFER</b>	Code or token for buffer type. Must be <b>16</b> or <b>series_switch</b> for the Series Switch type	None	None
<b>TYP</b>	Parameter range:  <b>typ</b> =midrange of all values <b>min</b> =minimum of all values <b>max</b> =maximum of all values <b>fast</b> =maxima and minima selected to produce the fastest transitions. <b>slow</b> =maxima and minima selected to produce the slowest transitions. See " <a href="#">TYP Parameter Values for All IBIS Buffers</a> " on the next page for <b>fast</b> and <b>slow</b> settings.	None	<b>typ</b>
<b>SS_STATE</b>	Switch setting, <b>on</b> or <b>off</b> .	None	<b>on</b>
<b>INTERPOL</b>	Interpolation: 1=linear, 2=spline  This parameter is ignored when ALL_SM=1.	None	1
<b>NOWARN</b>	When present, disable parser warnings.	None	Warnings enabled

<b>ALL_SM</b>	Series MOSFET: 0=use first table only, 1=use all tables.  If ALL_SM=1 and more than one table exists, parameter INTERPOL is ignored and Nexxim uses a fixed method for processing the multi-table data	None	0
---------------	--	------	---

v

## TYP Parameter Values for All IBIS Buffers

The following table lists the effects on IBIS buffer parameters when the **TYP** parameter is set to **Fast** or **Slow**. In general, the **Fast** setting sets maxima and minima to provide the fastest transitions, while the **Slow** setting seeks to provide the slowest transitions.

**Table 40: Effects of TYP=Fast or TYP=Slow**

IBIS Buffer Parameter	TYP Setting	
	Fast	Slow
C_comp	Min	Max
Cac	Min	Max
GND Clamp Reference	Min	Max
Pulldown Reference	Min	Max
R Series	Min	Max
L Series	Min	Max
RI Series	Min	Max
C Series	Min	Max
Lc Series	Min	Max
Rc Series	Min	Max
Temperature Range	Max	Min
Voltage Range	Max	Min
Pullup Reference	Max	Min
POWER Clamp Reference	Max	Min
Rgnd	Max	Min
Rpower	Max	Min
Pulldown	Max	Min

IBIS Buffer Parameter	TYP Setting	
	Fast	Slow
Pullup	Max	Min
GND Clamp	Max	Min
POWER Clamp	Max	Min
Ramp	Max	Min
Rising Waveform	Max	Min
Falling Waveform	Max	Min
Series Current	Max	Min
Series MOSFET	Max	Min
V_fixture	Max	Min

## IBIS Buffer Conventions

This topic provides details on the conventions that should be followed to produce a correct simulation with the IBIS buffer elements.

### Power Parameter

All active IBIS components contains some combination of pullup, pulldown, power clamp, and ground clamp nodes. These components also have a configuration parameter **power**. By default, **power** is set to “on,” so the component automatically drives the nodes using internal voltage sources set to the voltages specified in the IBIS model. When **power** is set to “on,” the user should **NOT** connect any of these nodes to voltage sources or to ground. Connecting external voltage sources or grounds when **power** is set to “on ” generates warning messages about parallel supplies, and may cause problems with simulation.


To use external sources and grounds, set the **power** parameter to “off.” With this setting, Nexxim expects all pullup, pulldown, power clamp, and ground clamp nodes to have the correct external voltages connected.

### Digital Nodes

All digital nodes on IBIS components expect a voltage range of 0V to 1V.

### Input Nodes

Digital input nodes for drivers (output, I/O, etc.) use fixed thresholds of 0.2V and 0.8V to trigger changes in state from high to low and low to high, respectively. (See the following figure.



Any voltage supply may be connected to these nodes, but the expected values are 0V for low or off and 1V for high or on. Because the transition trigger thresholds are fixed, duty cycle distortion (DCD) occurs if a high amplitude other than 1V is used (blue trace in diagram). The amount of DCD is negligible if the transitions themselves are very fast relative to the overall pulse width. Using a high amplitude of less than 0.8V results in no output transitions occurring.

For initial transient values, and for DC analysis, a single fixed input threshold of 0.5V is used. If the input signal is above 0.5V, the output is placed in the high state. Otherwise, the output is placed in the low state.

These descriptions of the relationships between input voltage and output state for the Input buffer nodes assume that **Polarity** parameter in the IBIS model is set to “Non-Inverting”. The relationships are appropriately inverted if the IBIS buffer model has **Polarity** defined as “Inverting.”

## Output Nodes

The digital output nodes of receivers provide a waveform that switches between 0V and 1V. These transitions depend on the input signal and on the values of **Vinl**, **Vinh**, and **Polarity** set in the IBIS model.

If the output is in the low state (0V) and the input signal becomes greater than **Vinh**, the output transitions to high (1V). If the output state is high (1V) and the input signal becomes less than **Vinl**, the output transitions to low (0V).

For initial transient values, and for DC analysis, the buffers use a single fixed threshold equal to the average of **Vinl** and **Vinh**  $[(Vinh + Vinl)/2]$ . If the input signal is above this threshold, the output is placed in the high state (1V). Otherwise, the output is placed in the low state (0V).




These descriptions of the relationships between input voltage and output state for the Output buffer nodes assume that **Polarity** parameter in the IBIS model is set to “Non-Inverting”. The relationships are appropriately inverted if the IBIS buffer model has **Polarity** defined as “Inverting.”

### **Enable Nodes**

A single fixed threshold of 0.5V is used for Enable nodes. If the Enable pin is higher than 0.5V, the enable state is considered high. Other wise, the enable state is considered low. The behavior of the component then depends on whether the IBIS buffer model has its **Enable** parameter set to “Active-High” or “Active-Low.”

### **Avoid Overclocking Drivers**

Be careful to ensure that the frequency of the input signal does not exceed the capabilities of the IBIS model. The frequency of the input signal must consider the time required for the output to settle. Whenever a transition from high to low or from low to high is triggered by the input signal, the output jumps immediately to the steady-state voltage value from which the next transition starts. However, the actual waveform requires a settling time period to reach the steady-state high or low voltage. If the input then changes state too soon, the next transition occurs before the initial transition has settled to its steady-state value. This can lead to discontinuities and other unexpected simulation results.



For example, if the IBIS model takes 20ns to complete a rising transition, the input signal should stay in the high state (1V) for at least 20ns after a low-to-high-transition. If instead the input goes back to low after only 15ns, the behavior at the high-to-low transition creates a discontinuity in the output signal. Since the initial rising transition has not completed at 15ns, the output has not settled at the steady state from which the falling transition is to occur. The too-early falling transition causes the output to jump discontinuously to the high value.

### Buffer Import vs. Pin Import (pkg\_selector)

IBIS devices are created using either “Buffer Import” or “Pin Import.” A buffer import captures the behavior of a given model in an IBIS file. A Pin Import captures the behavior of a given pin on a component defined in the IBIS file. A device created via Pin Import contains the behavior of the model associated with the pin, and it also contains information about the parasitic package model specified for that pin. A device created with a Pin Import has functionality similar to one created via Buffer Import, but with an additional parameter **pkg\_selector**.

The **pkg\_selector** parameter is used to select the appropriate packaging model. When **pkg\_selector** is set to “Package,” the default package model for that component is used. When **pkg\_selector** is set to “Pin,” the pin-specific package model is used if it exists, otherwise the default package model for that component is used. . When **pkg\_selector** is set to “None,” no package

model is used, and the device behavior is identical to one created with a Buffer Import of the same model.



---

# 17 - Independent Sources

## AMI Transmitter

This topic includes descriptions of the following AMI Analysis transmitter:

[AMI Transmitter](#)

## Current Sources

This topic includes descriptions of the following independent current sources:

[Current Source, DC](#)

[Current Source, Pulse](#)

[Current Source, Piecewise Linear](#)

[Current Source, Sinusoidal](#)

[Current Source, AM \(Netlist Only\)](#)

[Current Source, Exponential \(Netlist Only\)](#)

[Current Source, Piecewise Linear, MSINC and ASPEC Compatible \(Netlist Only\)](#)

[Current Source, Single Frequency FM \(Netlist Only\)](#)

[Current Source, Frequency Dependent](#)

## Eye Sources

This topic includes descriptions of the following Eye Analysis sources:

[Eye Source](#)

[Eye External Step Response Source](#)

## Noise Sources

This topic includes descriptions of the following independent noise sources:

[Noise Source, Current, 2-Branch](#)

[Noise Source, Current, N-Branch \(Netlist Only\)](#)

[Shot Noise Source, Current](#)

[Shot Noise Source, Voltage](#)

[White Noise Source, Current](#)

[White Noise Source, Voltage](#)

## **Voltage Sources**

This topic includes descriptions of the following independent voltage sources:

[Voltage Source, Clock with Jitter](#)

[Voltage Source, CPM Modulated](#)

[Voltage Source, DC](#)

[Voltage Source, IQ Modulated](#)

[Voltage Source, Linear Feedback Shift Register](#)

[Voltage Source, PSK Modulated](#)

[Voltage Source, Pulse](#)

[Voltage Source, Piecewise Linear](#)

[Voltage Source, QAM Modulated](#)

[Voltage Source, Random Bit Generator](#)

[Voltage Source, Digital Random Bit Generator](#)

[Voltage Source, Digital Random Bit Generator with Jitter](#)

[Voltage Source, Gaussian Pulse TDR](#)

[Voltage Source, Gaussian Random Bit Generator with Jitter](#)

[Voltage Source, Sinusoidal](#)

[Voltage Source, Spread Spectrum Clock](#)

[Voltage Source, AM \(Netlist Only\)](#)

[Voltage Source, Exponential \(Netlist Only\)](#)

[Voltage Source, Piecewise Linear, MSINC and ASPEC Compatible \(Netlist Only\)](#)

[Voltage Source, Single Frequency FM \(Netlist Only\)](#)


[Voltage Source, Frequency Dependent](#)

## **Port Power Sources**

## Port Power Source, Sinusoidal (Netlist Only)

- In a schematic design, a power source is a special kind of interface port. See *Port Power Source* in the main help topics for details.

## AMI Source (Transmitter)



**Note:** The AMI source can be used to simulate an AMI transmitter, when only an IBIS AMI Receiver model has been imported. See *IBIS and IBIS AMI Library Support* in the Circuit Design help topics..

### AMI Source Netlist Format

The AMI Source implements the user's AMI transmitter model in an Algorithmic Modeling Interface simulation. Single-ended and differential versions are available.

The netlist syntax for the AMI Source is:

```
AAMISOURCExxxx n1 [n2] COMPONENT=AMI_SOURCE
+ LIBRARY='file-reference'
+ PARAMETERS_FILE='file-reference'
+ PROBE_NAME='name'
+ BITLIST=#bitlist
+ BITFILE='file-reference'
+ RANDOM_BIT_COUNT=val RANDOM_SEED=val
```

+ REPEAT\_COUNT=*val* HOLD\_LAST\_BIT=*val*

+ VLOW=*val* VHIGH=*val* TRISE=*val* TFALL=*val*

+ PHASE\_DELAY=*val*

+ UI=*val* BPS=*val*

+ STEP\_RESP\_NUM\_UI=*val*

+ DCD=*val* DCD\_TIME=*val* TXRJ=*val* TXPJ=*val* TXUJ=*val*

+ PRBS\_NO=*val*

+ PRBS\_SEED=*val*

+ PRBS\_INVERT=*val*

+ PRBS\_BITLENGTH=*val*

+ DO\_ENCODING=*val*

+ DELAY=*val*

*n1* is the node connected to the single-ended source. *n1* and *n2* are the positive and negative nodes connected to the differential source. The differential AMI source must be connected between two signal lines. Neither node should be directly grounded. See **Notes** for details. The entry **COMPONENT=AMI\_SOURCE** is required.

**Table 1: AMI Source Parameters**

Parameter	Description	Unit	Default
<b>LIBRARY</b>	AMI shared library file	None	None
<b>PARAMETERS_FILE</b>	AMI parameters file	None	None
<b>PROBE_NAME</b>	Name of the AMI probe that is the primary receiver on the channel with this source (other AMI Sources and Probes are treated as crosstalk.)	None	None
<b>BITLIST</b>	Sequence of ones and zeros	None	None
<b>BITFILE</b>	File containing bit list	None	None
<b>RANDOM_BIT_</b>	Number of random bits to generate	None	0



Parameter	Description	Unit	Default
<b>COUNT</b>			
<b>RANDOM_SEED</b>	Seed for RANDOM_BIT_COUNT	None	None
<b>REPEAT_COUNT</b>	Number of times to repeat the random bit count. Total bits in sequence= (REPEAT_COUNT+1) times the number of bits in the chosen bit pattern. REPEAT_COUNT must be a non-negative integer. See Note 6 in this topic.	None	0
<b>HOLD_LAST_BIT</b>	Controls behavior when end of bit sequence occurs before simulation ends. 1=Run sequence, then hold last bit of sequence until end of simulation. 0=Continue to repeat sequence until end of simulation. See Note 6 in this topic.	None	0
<b>VLOW</b>	Logic low voltage level	Volt	0
<b>VHIGH</b>	Logic high voltage level	Volt	1
<b>TRISE</b>	Low-to-high rise time	Second	1e-10
<b>TFALL</b>	High-to-low fall time	Second	TRISE
<b>BPS</b>	Specify number of bits per second instead of duration of unit interval. See Note 1 in this topic.	1/Second	1e9
<b>UI</b>	Specify duration of the unit interval instead of the BPS. If both UI and BPS properties are present in the netlist, the UI value is used. See Note 1 in this topic.	Second	1e-9
<b>DCD</b>	Duty cycle distortion as a fraction of UI, $0.0 \leq \text{DCD} \leq 1.0$ . If both <b>DCD</b> and <b>DCD_TIME</b> are present in the netlist, <b>DCD</b> (fraction of UI) is used and <b>DCD_TIME</b> is ignored.	None	0
<b>DCD_TIME</b>	Duty cycle distortion as an absolute time. If both <b>DCD</b> and <b>DCD_TIME</b> are present in the netlist, <b>DCD</b> (fraction of UI) is used and <b>DCD_TIME</b> is	Second	0

Parameter	Description	Unit	Default
	ignored.		
<b>TXRJ</b>	Transmit Gaussian random jitter (standard deviation)	Second	0
<b>TXPJ</b>	Transmit periodic random jitter (amplitude)	Second	0
<b>TXUJ</b>	Transmit uniform random jitter (amplitude)	Second	0
<b>PHASE_DELAY</b>	Phase delay of the source	Second	0.0
<b>STEP_RESP_NUM_UI</b>	Number of unit intervals to run step response from	None	
<b>PRBS_NO</b>	Size of pseudorandom bit pattern. May be any integer from 2 to 31. Nexxim randomly runs through all combinations of that many bits.	None	
<b>PRBS_SEED</b>	Random seed for pseudorandom bit pattern	None	0
<b>PRBS_INVERT</b>	1=invert pseudorandom bit output, 0=no inversion	None	0
<b>PRBS_BITLENGTH</b>	Total number of PRBS bits to generate	None	2 <sup>PRBS_NO</sup>
<b>DO_ENCODING</b>	0=no encoding 1=perform 8b10b encoding 2=perform 64b66b encoding 3=perform 128b130b encoding 4=perform 128b132b encoding	None	0
<b>DELAY</b>	Delay offset for transition	Second	0

### AMI Source Netlist Example

```
AAMISOURCE3 Port1 Port2 COMPONENT=AMI_SOURCE
+ LIBRARY='AMI_library_1'
+ PARAMETERS_FILE='Project1_parameters'
+ BITLIST=#1010101010100000111110101010101000001111
+ REPEAT_COUNT=1000
```


To run examples of AMI analysis, see *AMI Analysis Example* in the Nexxim Design Examples topic.

### Notes

1. The Unit Interval and the bit rate are inversely related. The **BPS** and **UI** parameters are mutually exclusive. If the netlist contains both properties, the **UI** value is used.


When an AMI Source is instantiated in a schematic, the Properties window uses two artificial properties to ensure that only one of the two parameters is netlisted:

- **UIorBPS**: Select between **UnitInterval** and **BitsPerSecond**. For **UnitInterval**, only the UI property is netlisted. For **BitsPerSecond**, only the BPS property is netlisted.
  - **UIorBPSValue**: UI time in seconds, or BPS number of bits per second.
2. The Single-Ended AMI source has the generalized internal structure shown in the following figure.



The internal voltage source amplitude is set by VHIGH and VLOW. The source is grounded internally.

3. The Differential AMI source has the generalized internal structure in the following figure:




Each of the two nodes is driven with half the voltage amplitude of the single-ended source and opposite polarity. The output is symmetrical in that the average of the two outputs is close to zero. The series resistance is also divided equally between the two nodes. Both sources are internally grounded.

4. The Single-Ended AMI source connects to a signal line. The line should not be directly grounded. The corresponding AMI probe should connect to the same signal line without any direct ground connection.

5. The Differential AMI source connects to two signal lines. Neither node should be grounded. The corresponding Differential AMI probe should connect to the same two signal lines without direct grounding.
6. **End of Simulation:** With transient analysis, the end of simulation is set by the stop time. For AMI analysis, simulation ends when the longest bit sequence (including any REPEAT\_COUNT) is completed.

## Current Source, DC



### DC Current Source Netlist Format

The format for specifying a DC current source is:

```
Ixxxx n+ n- [DC= dc_current] [M=val] [ACacmag acphase]
[NOISEVEC=[f1,psd1,... fn,psdn]
```

$n+$  is the positive node and  $n-$  is the negative node of the current source. The **DC** value in Amperes is used for the DC operating point (default 0.0). The parameter **M** allows the netlist to specify multiple current sources in parallel (default 1.0).

The **AC** parameter specifies the AC magnitude and phase to be applied during a small-signal AC analysis. The default for *acmag* is 1 Amp, the default for *acphase* is 0 degrees.

**Table 2: DC Current Source Parameters**

Parameter	Description	Unit	Default
<i>acmag</i>	Magnitude for AC analysis	Amp	1.0
<i>acphase</i>	Phase for AC analysis	Degree	0.0
<b>DC</b>	DC current value	Amp	0.0
<b>M</b>	Multiplier for simulating multiple parallel current sources	None	1.0
<b>NOISEVEC</b>	List of shot noise frequencies (f1...fn) and corresponding	Hertz,	None


	noise power spectral densities (psd1...psdn), in pairs. The sequence of frequencies must be monotonically non-decreasing.	Volt <sup>2</sup> /Hertz	
--	--	--------------------------	--

**Note:** Units shown above are for users entering netlists directly. When using the UI to enter values, SI units are assumed unless specific units are shown. In particular, for angles, a unitless number entered into the Property value is interpreted as radians. Users are encouraged to enter explicit units (e.g., "45deg") if there is any uncertainty.

### DC Current Source Netlist Example

```
I5 34 27 DC=1e-2
```

## Current Source, Pulsed



### Pulsed Current Source Netlist Format

The format for a trapezoidal pulsed current source is:

```
Ixxxx n+ n- PULSE (i1 i2 td tr tf pw per )
```

```
[M=val] [ACacmag acphase] [TONE=tone_val]
```

```
[NOISEVEC=[f1,psd1,... fn,psdn] ]
```

$n+$  and  $n-$  are the positive and negative nodes. The parameters after the **PULSE** keyword must be enclosed in parentheses. Note that all parameters are required to be present in the order given.


**Table 3: Pulsed Current Source Parameters**

Parameter	Description	Unit	Default
-----------	-------------	------	---------

<i>acmag</i>	Magnitude for AC analysis	Amp	1.0
<i>acphase</i>	Phase for AC analysis	Degree	0.0
<b>M</b>	Multiplier for simulating multiple parallel current sources	None	1.0
<b>NOISEVEC</b>	List of shot noise frequencies ( $f_1 \dots f_n$ ) and corresponding noise power spectral densities ( $psd_1 \dots psd_n$ ), in pairs.  The sequence of frequencies must be monotonically non-decreasing.	Hertz, Volt <sup>2</sup> /Hertz	None
<i>i1</i>	Initial current value	Amp	0.0
<i>i2</i>	Pulsed current value	Amp	0.0
<i>td</i>	(Positive) delay time to start of up-ramp	Second	0.0
<i>tr</i>	Rise time from V1 to V2	Second	0.0
<i>tf</i>	Fall time from V2 to V1	Second	0.0
<i>pw</i>	Pulse width (V2 hold time)	Second	1.0e100
<i>per</i>	Period of repetition for trapezoidal pulse	Second	1.5e100
<b>TONE</b>	Frequency to use for harmonic balance analysis, should be a submultiple of or equal to the driving frequency and should also be included in the HB solution setup	Hertz	0.0

**Note:** Units shown above are for users entering netlists directly. When using the UI to enter values, SI units are assumed unless specific units are shown. In particular, for angles, a unitless number entered into the Property value is interpreted as radians. Users are encouraged to enter explicit units (e.g., "45deg") if there is any uncertainty.

The **PULSE** current source repeats the current waveform each period until the STOPTIME of the transient analysis is reached in the following figure.



**Note:**

If **pw** is negative, **per** and **pw** are both set to infinity.

If **per** is less than **(tf +tr +pw)**, **per** is set to **(tf +tr +pw)**.

The **AC** parameter specifies the AC magnitude and phase to be applied during a small-signal AC analysis. The default for *acmag* is 1 Amp, the default for *acphase* is 0 degrees.

For harmonic balance (HB) analysis, the test tones must be submultiples or equal to the frequencies of the actual voltage or current inputs to the circuit. To ensure that the appropriate HB frequency is used with a **SIN**, **PWL**, or **PULSE** source, qualify the source by adding a **TONE** =*tone\_val* entry at the end of the instance statement. The *tone\_val* is then used in a subsequent HB statement.

The **TONE** keyword is needed with a **SIN** voltage or current source only when the driving frequency of the source differs on the frequency at which the harmonic balance is to run. For example, to analyze a circuit driven by a single 1-KHz AC current source using harmonic balance at a test tone of 1 KHz over the first 31 harmonics, the netlist is:

```
I1 1 0 SIN(0 1000 0 0)
.HB TONES=1000 MAXK=31
```

However, to specify a 1000-Hz tone for harmonic balance while driving the circuit with a 2000-Hz sinusoidal current, the voltage source statement should include the **TONE** specification:

```
I1 1 0 SIN(0 2000 0 0) TONE=1000
.HB TONES=1000 MAXK=31
```


The **TONE** entry is *required* with any **PWL** or **PULSE** source. For example, to analyze a mixer driven by sources at 1 MHz and 27 kHz over the first four harmonics of a **PWL** source and the first two harmonics of a **PULSE** source, the netlist syntax is:

```
I23 20 0 PWL(0 0 0.1e-6 2.0 0.5e-6 5.0 1.0e-6 0 R) TONE=1.0e6
I1 1 0 PULSE (0 5 0 5e-3 5e-3 27e-3 27.0e3) TONE=27.0e3
.HB TONES=(1.0e+6, 27.0e+3) MAXK=(4, 2)
```

**Pulsed Current Source Netlist Example**

```
I23 23 53 PULSE (0 .05 10ns 5ns 5ns 20ns 40ns)
```

## Current Source, Piecewise Linear



### Piecewise Linear Current Source Netlist Format

The netlist format for a piecewise linear current source is:

```
Ixxxx n+ n- [DC=val] PWL (t1 v1 [t2 v2... tN vN]
) [M=val] [ACacmag acphase]
[TONE=tone_val] [PWLFILE=file_reference] [R [=repeattime]] [TD=delay]
[NOISEVEC=[f1,psd1,... fn,psdn]]
```

$n+$  and  $n-$  are the positive and negative nodes. The parentheses around the parameters after the **PWL** keyword are required. The first time-value pair ( $t1v1$ ) is required, while subsequent pairs are optional.

**Note:**

The time points  $t1 \dots tN$  must be given in STRICTLY INCREASING order. Two points may not refer to the same time.

**Table 4: Piecewise Linear Current Source Parameters**

Parameter	Description	Unit	Default
<i>acmag</i>	Magnitude for AC analysis	Amp	1.0
<i>acphase</i>	Phase for AC analysis	Degree	0.0
<b>DC</b>	DC current	Amp	0.0
<b>M</b>	Multiplier for simulating multiple parallel current sources	None	1.0
<b>NOISEVEC</b>	List of shot noise frequencies ( $f1\dots fn$ ) and corresponding noise power spectral densities ( $psd1\dots psdn$ ), in pairs.  The sequence of frequencies must be	Hertz, Volt <sup>2</sup> /Hertz	None



	monotonically non-decreasing.		
$t1 \dots tN$	Time points	Second	0.0
$v1 \dots vN$	Current values at corresponding time points	Amp	0.0
<b>PWLFILE</b> ( <b>PWL_FILE</b> )	Reference to file containing the time point and current values	None	None
<b>R</b>	Repeat the segment of the waveform that begins at <i>repeattime</i> and ends at <i>timeN</i> . <i>Repeattime</i> must be less than <i>timeN</i> . If R is entered with no <i>repeattime</i> , repeats from 0.0 seconds to <i>timeN</i> . If R is not present, no repeats are performed.	Second	None
<b>TD</b>	Time delay to start of first PWL waveform, and start of first repeat	Second	0.0
<b>STONE</b>	Frequency to use for harmonic balance analysis, should be a submultiple of or equal to the driving frequency and should also be included in the HB solution setup	Hertz	0.0

**Note:** Units shown above are for users entering netlists directly. When using the UI to enter values, SI units are assumed unless specific units are shown. In particular, for angles, a unitless number entered into the Property value is interpreted as radians. Users are encouraged to enter explicit units (e.g., "45deg") if there is any uncertainty.

### Piecewise Linear Current Source Netlist Example

```
Ipwl 23 53 PWL (0 0 10ns 0.05 15ns 1.5e-2 20ns 1.0e-2 30ns 0
+ R TD=5ns)
```

### Notes

1. The time delay specified by **TD=delay** is applied to the start of the PWL waveform, so the wave starts at  $(time1 + delay)$ .
2. The repeat specified by **R=repeattime** repeats the portion of the PWL waveform that lies between *repeattime* and *timeN*. The *repeattime* must be greater than or equal to 0.0 seconds, and less than *timeN*. The repeat begins at time *tN*, subject to any delay. The *delay* is applied to the *repeattime* and to the PWL waveform, so the repeating segment is the portion of the PWL waveform between  $(repeattime + delay)$  and  $(timeN + delay)$ . The repeating wave starts at the PWL value that occurred at *repeattime* in the original wave, interpolated if necessary.


**Note:**

The transition on the PWL value  $v_N$  at time  $t_N$  to the (possibly interpolated) value at the start of the repeat can create a discontinuity in the output, especially if the transition is “instantaneous,” that is, occurring with no time difference between the two values. Care should be taken to avoid such a discontinuity, or to ensure that it is very small if it cannot be avoided. Discontinuous current or voltage jumps larger than a minimum value can create a timestep problem for transient analysis.

3. Here is an example using eight time points plus a time delay, with a repeat time (R) that occurs between time points, so interpolation is required.

```
I2 1 0 PWL (
+ 0.0      1.0e-3 $ t1 v1
+ 1.0e-3  2.0e-3 $ t2 v2
+ 1.6e-3  1.6e-3 $ t3 v3
+ 2.3e-3  2.7e-3 $ t4 v4
+ 3.1e-3  1.6e-3 $ t5 v5
+ 3.7e-3  1.6e-3 $ t6 v6
+ 4.2e-3  1.0e-3 $ t7 v7
+ 4.3e-3  1.4e-3 $ t8 v8
+ ) R=0.4e-3 TD=1.0e-3
```

Note the use of time point  $t8$  to avoid an “instantaneous” jump in output where the repeat begins. If  $t8$  is omitted, the output changes on the level at  $t7$  to the (interpolated) value at the start of the repeat with no time difference between the two values. Such a sudden discontinuity can cause a timestep-too-small failure in transient analysis. The following figure illustrates this example, showing one repeat.



4. The **AC** parameter specifies the AC magnitude and phase to be applied during a small-signal AC analysis. The default for *acmag* is 1 Amp, the default for *acphase* is 0 degrees.
5. For harmonic balance (HB) analysis, the test tones must be submultiples or equal to the frequencies of the actual voltage or current inputs to the circuit. To ensure that the appropriate HB frequency is used with a **SIN**, **PWL**, or **PULSE** source, qualify the source by adding a **TONE** =*tone\_val* entry at the end of the instance statement. The *tone\_val* is then used in a subsequent HB statement.
6. The **TONE** entry is *required* with any **PWL** or **PULSE** source. For example, to analyze a mixer driven by sources at 1 MHz and 27 kHz over the first four harmonics of a **PWL** source and the first two harmonics of a **PULSE** source, the netlist syntax is:

```
I23 20 0 PWL(0 0 0.1e-6 2.0 0.5e-6 5.0 1.0e-6 0 R) TONE=1.0e6
```

```
I1 1 0 PULSE (0 5 0 5e-3 5e-3 27e-3 27.0e3) TONE=27.0e3
```


```
.HB TONES=(1.0e+6, 27.0e+3) MAXK=(4, 2)
```

7. The parameter **PWLFILE** =*file\_reference* refers to an external file containing the PWL data. See *File References* in the Nexxim Netlist File Format topic for details. Nexxim also supports the keyword **PWL\_FILE** in place of the keyword **PWLFILE**.

The format of the PWL data file is:

```
t1 v1 [t2 v2 ...]
```

## Current Source, Sinusoidal



### Sinusoidal Current Source Netlist Format

The format for a damped sinusoidal current source is:

```
Ixxxx n+ n- [DC=val] SIN (io ia [freq [td [alpha [theta]]]] )
[M=val] [ACacmag acphase] [TONE=tone_val]
[NOISEVEC=[f1,psd1,... fn,psdn]
```

$n+$  and  $n-$  are the positive and negative nodes. The parameters after the **SIN** keyword must be enclosed in parentheses. Parameters are positional and must be entered in the order given. To guarantee that a given parameter is interpreted correctly, all parameters to the left of it must be present.

**Table 5: Sinusoidal Current Source Parameters**

Parameter	Description	Unit	Default
<i>acmag</i>	Magnitude for AC analysis	Amp	1.0
<i>acphase</i>	Phase for AC analysis	Degree	0.0
<b>DC</b>	DC current	Amp	0.0
<i>io</i>	Current offset from zero Amps	Amp	0.0
<i>ia</i>	Peak current amplitude	Amp	0.0
<i>freq</i>	Frequency	Hz	1.0
<i>td</i>	Delay to start of sine wave	Second	0.0
<i>alpha</i>	Damping factor	Second <sup>-1</sup>	0.0

		1	
<i>theta</i>	Phase delay	Degree	0.0
<b>M</b>	Multiplier for simulating multiple parallel current sources	None	1.0
<b>NOISEVEC</b>	List of shot noise frequencies (f1...fn) and corresponding noise power spectral densities (psd1...psdn), in pairs.  The sequence of frequencies must be monotonically non-decreasing.	Hertz, Volt <sup>2</sup> /Hertz	None
<b>TONE</b>	Frequency to use for harmonic balance analysis, should be a submultiple of or equal to the driving frequency and should also be included in the HB solution setup	Hertz	0.0




**Note:** Units shown above are for users entering netlists directly. When using the UI to enter values, SI units are assumed unless specific units are shown. In particular, for angles, a unitless number entered into the Property value is interpreted as radians. Users are encouraged to enter explicit units (e.g., "45deg") if there is any uncertainty.

#### Sinusoidal Current Source Netlist Example

```
I23 15 21 SIN (0 1 100e+3 1e-12 1e-2 20)
```

#### Notes

1. The  $v_o$  parameter overrides the DC parameter in all analyses except DC analysis.
2. The following figures show sinusoidal outputs with time delay, phase delay, and damping.



3. The **AC** parameter specifies the AC magnitude and phase to be applied during a small-signal AC analysis. The default for *acmag* is 1 Amp, the default for *acphase* is 0 degrees.
4. For harmonic balance (HB) analysis, the test tones must be submultiples or equal to the frequencies of the actual voltage or current inputs to the circuit. To ensure that the appropriate HB frequency is used with a **SIN**, **PWL**, or **PULSE** source, qualify the source by adding a **TONE =tone\_val** entry at the end of the instance statement. The *tone\_val* is then used in a subsequent HB statement.
5. The **TONE** keyword is needed with a **SIN** voltage or current source only when the driving frequency of the source differs on the frequency at which the harmonic balance is to run.


For example, to analyze a circuit driven by a single 1-KHz sinusoidal current source using harmonic balance at a test tone of 1 KHz over the first 31 harmonics, the netlist is:

```
I1 1 0 SIN(0 1000 0 0)
.HB TONES=1000 MAXK=31
```

However, to specify a 1000-Hz tone for harmonic balance while driving the circuit with a 2000-Hz sinusoidal current, the voltage source statement should include the **TONE** specification:

```
I1 1 0 SIN(0 2000 0 0) TONE=1000
.HB TONES=1000 MAXK=31
```

## Current Source, AM (Netlist Only)



### AM Current Source Netlist Format

The format to include an amplitude-modulated, time-varying (AM) current source is:

```
Ixxxx n+ n- AM (sa oc fm fc [td])
```

$n+$  is the positive node and  $n-$  is the negative node of the current source. Parameters in parentheses are positional. The first four parameters must be present in the order given.

**Note:** The AM current source is available for use in netlists, but is not supported in the Components window of the **Schematic Editor**.

Table 6: AM Current Source Parameters

Parameter	Description	Unit	Default
-----------	-------------	------	---------

<i>fc</i>	Carrier frequency	Hertz	0.0
<i>fm</i>	Modulation frequency	Hertz	1/TSTOP
<i>oc</i>	Offset constant applied to the modulation amplitude	None	0.0
<i>sa</i>	Signal amplitude	Amp	0.0
<i>td</i>	Propagation delay before the start of the signal	Second	0.0

### AM Current Source Netlist Example

```

* AM Current Source netlist example
* To visualize the interaction of sa (signal amplitude)
* and oc (offset constant)
* swap the next two lines by moving the comment mark (*),
* analyze, create reports

* I1 1 0 AM (80 0 5e6 1e9 0)
  I1 1 0 AM (20 4 5e6 1e9 0)

R1 1 0 1

.TRAN 1e-10 1e-6

.PRINT tran V(1)

.END


```

### Notes

1. The AM current source output is calculated as follows:

$$\text{output} = sa \times oc + \sin[2\pi \times fm \times (\text{time} - td)] \times \sin[2\pi \times fc \times (\text{time} - td)]$$

### Current Source, Exponential (Netlist Only)





## Exponential Current Source Netlist Format

The format for specifying an exponential current source is:

```
Ixxxx n+ n- EXP (v1 v2 [td1 [td2 [t1 [t2]]]])
```

$n+$  is the positive node and  $n-$  is the negative node of the current source. Parameters in parentheses are positional. The first two ( $v1$  and  $v2$ ) are required. The remainder ( $td1$ ,  $td2$ ,  $t1$ , and  $t2$ ) can be omitted, but the parameters must be entered in the order given. To guarantee that a given parameter is interpreted correctly, all parameters to the left of it must be present.

**Note:** The exponential current source is available for use in netlists, but is not supported in the Components window of the **Electronics Desktop Schematic Editor**.

**Table 7: Exponential Current Source Parameters**

Parameter	Description	Unit	Default
$v1$	Initial current value	Amp	0.0
$v2$	Maximum current value	Amp	0.0
$td1$	(Positive) delay time to start of exponential rise	Second	0.0
$td2$	Delay time to start of exponential fall	Second	$td1 + TSTEP$ ( <i>step</i> argument on TRAN statement)
$t1$	Rise time constant	Second	TSTEP
$t2$	Fall time constant	Second	TSTEP

## Exponential Current Source Netlist Example

```
.TITLE IEXP TEST

I1 1 0 EXP(-4 -1 5ns 30ns 80ns 40ns)

R1 1 0 1

.TRAN 0.5ns 200ns

.PRINT tran I(R1)

.END
```

## Notes

1. From time = 0 to time = td1:

Output = v1

From time=td1 to time = td2:

Output =  $v1+(v2-v1) \times (1.0-\text{EXP}[-(\text{time}-\text{td1})/t1])$

From time = td2 to time = tstop:


Output =  $v1+(v2-v1) \times (1.0-\text{EXP}[-(\text{time}-\text{td1})/t1])-(v2-v1) \times (1.0-\text{EXP}[-(\text{time}-\text{td2})/t2])$

2. The *td2*, *t1*, and *t2* parameters take their default values on the *step* argument on the transient analysis TRAN statement (see *Transient Analysis Netlist Format*). Therefore, when a circuit containing an exponential current source is to be analyzed with a tool other than transient analysis, the *td2*, *t1*, and *t2* parameters must be given explicit values.
3. The exponential current source exhibits an 'overshoot' when the first time period is small relative to the first decay constant.

Here is the resulting waveform:



## Current Source, Piecewise Linear, MSINC and ASPEC Compatible (Netlist Only)



### Note:

The MSINC- and ASPEC-compatible syntax for the piecewise linear current source is available for use in netlists, but is not supported in the Components window of the **Schematic Editor**. It is provided to support third-party netlists.

### Piecewise Linear Current Source MSINC and ASPEC Netlist Format

The MSINC and ASPEC compatible netlist format for a piecewise linear current source is:

```
Ixxxx n+ n- PL [ ( ) v1 t1 [v2 t2... vN tN]
[R [=repeattime]] [TD=delay] [ ] ]
```

$n+$  and  $n-$  are the positive and negative nodes. The parentheses around the parameters after the **PL** keyword are optional. The first value-time pair ( $v1t1$ ) is required, while subsequent pairs are optional.

### Note:

The time points  $t1 \dots tN$  must be given in STRICTLY INCREASING order. Two points may not refer to the same time.

**Table 8: MSINC and ASPEC Syntax Piecewise Linear Current Source Parameters**

Parameter	Description	Unit	Default
$t1 \dots tN$	Timepoints	Second	0.0

$v1 \dots vN$	Current values at corresponding timepoints	Amp	0.0
<b>R</b>	Repeat the segment of the waveform that begins at <i>repeattime</i> and ends at <i>timeN</i> . <i>Repeattime</i> must be less than <i>timeN</i> . If R is entered with no <i>repeattime</i> , repeats from 0.0 seconds to <i>timeN</i> .	Second	None
<b>TD</b>	Time delay to start of first PWL waveform, and start of first repeat	Second	0.0

### MSINC and ASPEC Compatible Piecewise Linear Current Source Netlist Example

```
Ipl 23 53 PL (0 0 0.05 10ns 1.5e-2 15ns 1.0e-2 20ns 0 30ns
+ R TD=5ns)
```

#### Notes

1. The time delay specified by **TD=delay** is applied to the start of the PL waveform, so the wave starts at (*time1* + *delay*).
2. The repeat specified by **R=repeattime** repeats the portion of the PL waveform that lies between *repeattime* and *timeN*. The *repeattime* must be greater than or equal to 0.0 seconds, and less than *timeN*. The repeat begins at time *tN*, subject to any delay. The *delay* is applied to the *repeattime* and to the PL waveform, so the repeating segment is the portion of the PL waveform between (*repeattime* + *delay*) and (*timeN* + *delay*). The repeating wave starts at the PL value that occurred at *repeattime* in the original wave, interpolated if necessary.

#### Note:

The transition on the PL value *vN* at time *tN* to the (possibly interpolated) value at the start of the repeat can create a discontinuity in the output, especially if the transition is “instantaneous,” that is, occurring with no time difference between the two values. Care should be taken to avoid such a discontinuity, or to ensure that it is very small if it cannot be avoided. Discontinuous current or voltage jumps larger than a minimum value can create a timestep problem for transient analysis.

3. Here is an example using eight time points plus a time delay, with a repeat time (R) that occurs between time points, so interpolation is required.


```
I2 1 0 PL (
+ 1.0e-3 0.0 $ v1 t1
+ 2.0e-3 1.0e-3 $ v2 t2
+ 1.6e-3 2.6e-3 $ v3 t3
```

```

+ 2.7e-3 3.3e-3 $ v4 t4
+ 1.6e-3 4.1e-3 $ v5 t5
+ 1.6e-3 4.7e-3 $ v6 t6
+ 1.0e-3 5.2e-3 $ v7 t7
+ 0.4e-3 5.3e-3 $ v8 t8
+ ) R=0.4e-3 TD=1.0e-3


```

Note the use of time point  $t8$  to avoid an “instantaneous” jump in output where the repeat begins. If  $t8$  is omitted, the output changes on the level at  $t7$  to the (interpolated) value at the start of the repeat with no time difference between the two values. Such a sudden discontinuity can cause a timestep-too-small failure in transient analysis. The following figure illustrates this example, showing one repeat.



## Current Source, Single-Frequency FM (Netlist Only)

at



### Single-Frequency FM Current Source Netlist Format

The format for a single-frequency-modulated current source is:

```
Ixxxx n+ n- SFFM (vo va [fc [mdi [fs] ] ] )
```

$n+$  and  $n-$  are the positive and negative nodes, as for the DC current source. The unlabeled parameters in parentheses are positional. Parameters  $vo$  and  $va$  are required. Parameters  $fc$ ,  $mdi$ , and  $fs$  can be omitted, but the parameters must be entered in the order shown. To guarantee that a given parameter is interpreted correctly, all parameters to the left of it must be present.

**Note:** The SFFM current source is available for use in netlists, but is not supported in the Components window of the **Electronics Desktop Schematic Editor**.

**Table 9: SFFM Current Source Parameters**

Entry	Description	Unit	Default
$vo$	Output current offset from zero Amps	Amp	0.0
$va$	RMS output current amplitude	Amp	0.0
$fc$	Carrier frequency	Hertz	1/TSTOP entry on the .TRAN statement
$mdi$	Modulation index	Second	0.0
$fs$	Source frequency	Hertz	1/TSTOP entry on the .TRAN statement

## SFFM Current Source Equation


The shape of the SFFM current waveform is given by the equation:

$$\text{output} = v_o + v_a \times \sin[(2\pi \times f_c \times \text{time}) + m d i \times \sin(2\pi \times f_s \times \text{time})]$$

## SFFM Current Source Netlist Example

```
I1 15 21 SFFM (0 1e-6 20K 5 1K)
```

## Frequency Dependent Current Source



There are several applications that can make use of Frequency dependent sources. One application is in the Electromagnetic Interference (EMI) workflow (e.g., simulating cable harness radiated emissions or simulating locomotive and automotive applications). Such applications thereby motivate the need for a frequency dependent [voltage](#)/current source in the EMI workflow; one that enables extracting radiated emissions on the cable.

Amplitude Modulation (AM) based signaling and Pulse Width Modulation (PWM) allow for the capture of emissions. This is accomplished by taking into consideration the radiated emission on the cable and its impact upon the load resonances. Emission capture can be further supported by the use of frequency dependent voltage/current source components. Note, however, that the I\_PWL\_F component discussed herein, is only supported with frequency domain simulations.

UI support for the frequency dependent current source is available via:

- Magnitude-Angle (MA) formats with appropriate units
- A Real-Imaginary (RI) table

- For the set of “AC” or “LNA” frequencies outside of the data range, keep the first, if it is in the low-frequency region, and the last data frequency samples if it is outside of the data frequency range. For all the frequencies in between, perform a Piecewise Linear (PWL) interpolation of the available data samples. For an example, please see Frequency Dependent Voltage Source.

For example, let's say the frequency samples provided are  $\text{freqs} = [1 \ 2 \ 3 \ 4]$   $\text{vreal} = [0.1 - 0.25 \ 0.5 \ 1]$   $\text{vimag} = [0 \ -.25 \ 0.5 \ 1]$  and the “LNA” set up list of frequencies are 10 frequency samples linearly spaced from 0 to 5 — i.e.,  $[0 \ 0.5556 \ 1.1111 \ 1.6667 \ 2.2222 \ 2.7778 \ 3.3333 \ 3.8889 \ 4.4444 \ 5.0000]$ . Then, at DC real value of the voltage is set to 0.1, at frequency 0.5556 Hz it is set to 0.1 also and at frequencies  $[1.1111 \ 1.6667 \ 2.2222 \ 2.7778 \ 3.3333 \ 3.8889]$  Hz the real value of the voltage source is linearly interpolated to  $[0.0611 - 0.1333 \ -0.0834 \ 0.3334 \ 0.6666 \ 0.9445]$ , at 4.4444 and 5.0000 Hz the real value of the voltage is set to 1. A similar approach is taken for the imaginary part of the voltage. A warning message is also issued to let the user know when the “LNA” list of frequencies are outside of the available data range.

- When the tabulated data with “MA” (Magnitude/Angle) option is chosen, the user can enter the angle as a default in units of degrees. However, the unit of the angle in the netlist should be in radians.
- If there are duplicate frequency samples or when the frequency samples are not monotonic, the Solver corrects by skipping the samples that are non-monotonic or duplicate.
- If there are negative frequency samples in the data, an error message is issued and the simulation bails out.
- If there is a mismatch on the size of the data provided, an error message is issued and the simulation bails out.


Frequency dependent [voltage](#)/current source files are similar, and following is an example of a source file.




```
! Frequency dependent voltage source file
[Complex format] RI
[Number of frequencies] 1000
[Number of transfer functions] 1
[Data]
0.000000000000000e+00, 1.022787268227175e+00, -5.208574999256144e-17
5.005005005005004e+07, 1.053263711781395e+00, 7.758778994286877e-02
1.001001001001001e+08, 1.094513424576236e+00, 1.173421540714190e-01
1.501501501501502e+08, 1.131347607481765e+00, 1.431207641636222e-01
2.002002002002002e+08, 1.166136328385828e+00, 1.616330271227035e-01
2.502502502502503e+08, 1.199842750216311e+00, 1.750255055755736e-01
3.003003003003003e+08, 1.232944784710391e+00, 1.844110909415259e-01
3.503503503503503e+08, 1.265723285675800e+00, 1.904360324517109e-01
4.004004004004003e+08, 1.298344719578414e+00, 1.935087026784736e-01
4.504504504504505e+08, 1.330909940111871e+00, 1.939049136787713e-01
5.005005005005005e+08, 1.363480756574756e+00, 1.918172013516176e-01
5.505505505505506e+08, 1.396092974554894e+00, 1.873813132374444e-01
6.006006006006006e+08, 1.428763223646690e+00, 1.806928237317852e-01
6.506506506506506e+08, 1.461493266586956e+00, 1.718183806626403e-01
7.007007007007006e+08, 1.494273138430252e+00, 1.608034081764624e-01
7.507507507507508e+08, 1.527083498234942e+00, 1.476773350132686e-01
8.008008008008007e+08, 1.559897313159492e+00, 1.324571368814465e-01
8.508508508508508e+08, 1.592680974859775e+00, 1.151497839148079e-01
9.009009009009010e+08, 1.625394970936337e+00, 9.575400772812666e-02
9.509509509509509e+08, 1.657994240601652e+00, 7.426165532452513e-02
1.001001001001001e+09, 1.690428328765114e+00, 5.065878686061404e-02
1.051051051051051e+09, 1.722641425582628e+00, 2.492659959303357e-02
1.101101101101101e+09, 1.754572348243892e+00, -2.957785483639553e-03
1.151151151151151e+09, 1.786154493977223e+00, -3.302066253544392e-02
1.201201201201201e+09, 1.817315770523136e+00, -6.529120395725592e-02
1.251251251251251e+09, 1.847978493433314e+00, -9.980104738091944e-02
1.301301301301301e+09, 1.878059228473630e+00, -1.365840018085054e-01
1.351351351351351e+09, 1.907468551992742e+00, -1.756758602670627e-01
1.401401401401401e+09, 1.936110702365197e+00, -2.171142974733384e-01
1.451451451451451e+09, 1.963883101670582e+00, -2.609388232397690e-01
1.501501501501502e+09, 1.990675738523413e+00, -3.071907588002359e-01
1.551551551551552e+09, 2.016370419194792e+00, -3.559132081925685e-01
1.601601601601601e+09, 2.040839910935018e+00, -4.071510158787224e-01
1.651651651651652e+09, 2.063947009695972e+00, -4.609507405306048e-01
1.701701701701702e+09, 2.085543547525322e+00, -5.173607350480878e-01
1.751751751751752e+09, 2.105469288114430e+00, -5.764314932957259e-01
1.801801801801802e+09, 2.123550519682482e+00, -6.382164663518241e-01
1.851851851851852e+09, 2.139597957742090e+00, -7.027734887529041e-01
1.901901901901902e+09, 2.153403447970470e+00, -7.701667095943957e-01
1.951951951951952e+09, 2.164735239650003e+00, -8.404686135356756e-01
2.002002002002002e+09, 2.173332567227145e+00, -9.137621797256200e-01
2.052052052052052e+09, 2.178900589872246e+00, -9.901463879007639e-01
2.102102102102102e+09, 2.181100087368592e+00, -1.069753365527252e+00
2.152152152152152e+09, 2.179512775959131e+00, -1.152773452234992e+00
```

For more information, see CTLE Transfer Function from a File.

### 3D Layout Support




### Push Excitation with Dynamic Link




## EMI Setup with Dynamic Link and Push Excitation


### Time-domain push excitation with PWM source




### Radiated emissions from cable/traces via push excitation



### Voltage Spectrum Used to Build the Frequency Dependent Voltage Source



## Eye Source



**Table 10: Eye Source Parameters**

Parameter	Description	Unit	Default
<b>RESISTANCE</b>	Impedance added in series with Eye Source	Ohm	50
<b>BITLIST</b>	Sequence of ones and zeros	None	None

Parameter	Description	Unit	Default
<b>BITFILE</b>	File containing bit list	None	None
<b>RANDOM_BIT_COUNT</b>	Number of random bits to generate	None	0
<b>RANDOM_SEED</b>	Seed for RANDOM_BIT_COUNT. Multiple sources with <b>random_seed=-1</b> receive multiple seeds 1000, 1001, ... 1000+N (seeds are the same from run to run).  Multiple sources with <b>random_seed=-2</b> receive multiple seeds derived on the time clock (seeds are different on each run).	None	1000
<b>REPEAT_COUNT</b>	Number of times to repeat the random bit sequence. Total bits in sequence = (REPEAT_COUNT+1) times the number of bits in the chosen bit pattern.  REPEAT_COUNT must be a non-negative integer.	None	0
<b>HOLD_LAST_BIT</b>	Controls behavior when end of bit sequence occurs before simulation ends.  1=Run sequence, then hold last bit of sequence until end of simulation.  0=Continue to repeat sequence until end of simulation.	None	0
<b>VLOW</b>	Logic low voltage level	Volt	Single: 0 Diff: -1
<b>VHIGH</b>	Logic high voltage level	Volt	1
<b>TRISE</b>	Low-to-high rise time (see Note 8)	Second	1e-10
<b>TFALL</b>	High-to-low fall time (see Note 8)	Second	1e-10
<b>MODULATION</b>	Selects <b>NRZ</b> or <b>PAM4</b> , controlling the number of voltage levels and the corresponding number of bits per transmitted symbol. <b>NRZ</b> uses 2 voltage levels, one bit per symbol. <b>PAM4</b> uses 4 voltage levels, two bits per symbol. PAM-4 modulation with the Eye Source is supported for QuickEye, VerifEye, and Transient analyses.		
<b>CODING</b>	Valid for <b>MODULATION=PAM4</b> only. In the component Properties window, this property is labeled <b>coding_PAM4_only</b> as a reminder.	None	Gray

Parameter	Description	Unit	Default
	<p>Mapping that defines how digital bits are sent as analog waveforms. In PAM-4, two bits ("00"/"01"/"10"/"11") are transmitted at a time. With <b>CODING=Gray</b>, "00" is transmitted as "vlow," "01" as "vlow + (vhigh-vlow)/3," "11" as (vhigh - (vhigh-vlow)/3), "10" as "vhigh". With <b>CODING=Linear</b>, these voltage levels (smallest to largest) represent transmit bits "00," "01," "10," and "11," respectively.</p> <p>The <b>CODING</b> parameter is ignored when <b>MODULATION=NRZ</b>. In NRZ, one bit ('0' or '1') is transmitted at a time; '0' is transmitted as "vlow," and 1 as "vhigh."</p>		
<b>BPS</b>	Specify number of bits per second instead of duration of unit interval. See Note 1 in this topic.	1/Second	1e9
<b>UI</b>	Specify duration of the unit interval instead of the BPS. If both UI and BPS properties are present in the netlist, the UI value is used. See Note 1 in this topic.	Second	1e-9
<b>DCD</b>	Duty cycle distortion as a fraction of UI, $0.0 \leq \text{DCD} \leq 1.0$ . If both <b>DCD</b> and <b>DCD_TIME</b> are present in the netlist, <b>DCD</b> (fraction of UI) is used and <b>DCD_TIME</b> is ignored. See Note 2 in this topic.	None	0
<b>DCD_TIME</b>	Duty cycle distortion as an absolute time. If both <b>DCD</b> and <b>DCD_TIME</b> are present in the netlist, <b>DCD</b> (fraction of UI) is used and <b>DCD_TIME</b> is ignored. See Note 2 in this topic.	Second	0
<b>TXRJ</b>	List of transmit random jitter values (standard deviations) enclosed in brackets	Second	0
<b>TXPJ</b>	List of transmit periodic random jitter values (amplitudes) enclosed in brackets	Second	0
<b>TXUJ</b>	List of transmit uniform random jitter values (amplitudes) enclosed in brackets	Second	0
<b>TXCJ</b>	File containing jitter probability density function data. Two-column data specifies times in seconds and corresponding PDF values.	None	None
<b>FFE_TAPS</b>	Number of FFE taps	None	0
<b>FFE_LOCS</b>	Bit locations of FFE taps	None	None

Parameter	Description	Unit	Default
<b>FFE_WEIGHTS</b>	FFE weights	None	None
<b>NORMALIZE_FFE</b>	1=Normalize, 0=No normalization	None	
<b>FFE_COMPUTE_PROBE</b>	Name of the associated eye probe	None	None
<b>PHASE_DELAY</b>	Phase delay of the source	Second	0.0
<b>STEP_RESP_NUM_UI</b>	Number of unit intervals to run step response from	None	
<b>PRBS_NO</b>	Size of pseudorandom bit pattern. May be any integer from 2 to 31. Nexxim randomly runs through all combinations of that many bits.	None	
<b>PRBS_SEED</b>	Seed (starting bit) for pseudorandom bit pattern	None	0
<b>PRBS_INVERT</b>	1=invert pseudorandom bit output, 0=no inversion	None	0
<b>PRBS_BITLENGTH</b>	Total number of PRBS bits to generate	None	2 <sup>PRBS_NO</sup>
<b>DO_ENCODING</b>	0=no encoding 1=perform 8b10b encoding 2=perform 64b66b encoding 3=perform 128b130b encoding 4=perform 128b132b encoding  Note: <b>DO_ENCODING</b> is valid only when <b>MODULATION=NRZ</b> . <b>DO_ENCODING</b> is ignored when <b>MODULATION=PAM4</b> .	None	0
<b>FFE_FILE</b>	Netlist Only. Used when there are technical limitations on the values that tap weights can take. References a file with a list of allowable FFE weights, one per line, in order from most negative to most positive. When FFE_FILE is present, the FFE algorithm optimizes using only tap weights on the list. As with the standard algorithm, the sum of the absolute values of the weights used is never greater than one.	None	None
<b>Spread Spectrum Parameters (in a window, active when Enable</b>			



Parameter	Description	Unit	Default
<b>SSC is checked, unavailable otherwise):</b>			
<b>Modulation profile (ss_profile)</b>	Modulation profile: <b>triangular</b> or <b>sinusoidal</b>	None	triangular
<b>Spread type (ss_spread)</b>	Displacement of spread relative to <b>fc</b> : <b>center</b> , <b>up</b> , or <b>down</b>	None	down
<b>Modulation frequency (ss_freq)</b>	Modulation rate (frequency)	Hz	33kHz
<b>Spread rate (%) (ss_d)</b>	Spreading rate (percent of <b>fc</b> )	None	0.5%

### Eye Source Netlist Format

An eye source is placed in a schematic to perform VerifEye analysis, Quick Eye analysis, or Transient analysis.

*n1* is the node connected to the single-ended source. *n2* is the second node on a differential source. The differential Eye source must be connected to two signal lines. Neither node should be directly grounded. See **Notes** for details. The entry **COMPONENT=EYE\_SOURCE** is required.

The netlist syntax for the Eye Source is:

```

AEYESOURCExxxx n1 [n2] COMPONENT=EYE_SOURCE
+ RESISTANCE=val
+ BITLIST=#bitlist
+ BITFILE='file-reference'
+ RANDOM_BIT_COUNT=val RANDOM_SEED=val
+ REPEAT_COUNT=val HOLD_LAST_BIT=val
+ VLOW=val VHIGH=val TRISE=val TFALL=val
+ MODULATION=NRZ|PAM4 CODING=GRAY|LINEAR
+ UI=val BPS=val
+ STEP_RESP_NUM_UI=val
+ DCD=val DCD_TIME=val
+ TXRJ=[val ... ] TXPJ=[val ... ] TXUJ=[val ... ]
+ TXCJ='file-reference'
+ FFE_TAPS=val
+ FFE_LOCS=[locations ]
+ FFE_WEIGHTS=[weights ]
+ NORMALIZE_FFE= val

```

```
+ FFE_COMPUTE_PROBE='probe_name'  
+ PHASE_DELAY=val  
+ PRBS_NO=val  
+ PRBS_SEED=val  
+ PRBS_INVERT=val  
+ PRBS_BITLENGTH=val  
+ DO_ENCODING=val  
+ FFE_FILE='file-reference' // Netlist Only  
+ ss_freq=valss_profile='modulation_profile'  
+ ss_spread='modulation_spread' ss_d=val
```

### Eye Source Netlist Example

```
AEYESOURCE3 Port1 COMPONENT=EYE_SOURCE RESISTANCE=50  
+ BITLIST=#1010101010100000111110101010101000001111  
+ REPEAT_COUNT=1000
```

### Notes

1. The Unit Interval is the duration of one symbol. The Unit Interval (seconds per symbol) is the ratio between the symbol size (bits per symbol) and the bit rate (bits per second).

#### **UI = BitsPerSymbol/BitsPerSecond**


The **BPS** and **UI** parameters are mutually exclusive. If the netlist contains both properties, the **UI** value is used.

When an EYE Source is instantiated in a schematic, the Properties window uses two artificial properties to ensure that only one of the two UI/BPS parameters is netlisted:

- **UIorBPS**: Select between **UnitInterval** and **BitsPerSecond**. For **UnitInterval**, only the UI property is netlisted. For **BitsPerSecond**, only the BPS property is netlisted.
  - **UIorBPSValue**: UI time in seconds, or BPS number of bits per second.
2. The Duty Cycle Distortion may be entered as a fraction of the UI (**DCD** parameter) or as an absolute time (**DCD\_TIME** parameter). The **DCD** and **DCD\_TIME** parameters are mutually exclusive. If the netlist contains both properties, the DCD value is used.


When an EYE Source is instantiated in a schematic, the Properties window uses two artificial properties to ensure that only one of the two parameters is netlisted:

- **DCDFractionorTime**: Select between **Fraction** (the default) and **Time**. For **Fraction**, only the **DCD** property is netlisted. For **Time**, only the **DCD\_TIME** property is netlisted.
  - **DCD**: Fraction from 0.0 to 1.0, or Time in seconds (use explicit units such as **ps** to set the time value).
3. The Single-Ended Eye source has the generalized internal structure shown in the following figure.



The internal voltage source amplitude is set by  $V_{HIGH}$  and  $V_{LOW}$ . The source is grounded internally. The series resistance is set by the  $RESISTANCE$  parameter.

4. The Differential Eye source has the generalized internal structure shown in the following figure.




Each of the two nodes is driven with half the voltage amplitude of the single-ended source and opposite polarity. The output is symmetrical in that the average of the two outputs is close to zero. The series resistance is also divided equally between the two nodes. Both sources are internally grounded.

5. The Single-Ended Eye source connects to a signal line. The line should not be directly grounded. The corresponding Eye probe should also connect to the signal line without any direct ground connection.
6. The Differential Eye source connects to two signal lines. Neither node should be grounded. The corresponding Differential Eye probe should connect to the same two signal lines without direct grounding.
7. To visualize the relationships among the Eye Source parameters and how they affect the eye diagram at the output, here are two diagrams. Both of these diagrams are for  $MODULATION=NRZ$ , where each symbol is one bit, and the Unit Interval (UI) is the inverse of the Bit Rate (BPS).

The first diagram illustrates the Unit Interval, Rise Time, and Fall Time at the (NRZ) Eye Source or transmitter end.


### Unit Interval (UI), Rise Time (TR), and Fall Time (TF) at the Eye Source (Transmitter)



- The upper part of the diagram illustrates an idealized clock. In this example, transitions begin on both rising and falling edges of the clock, so the Unit Interval (UI) is one-half of the clock period. For NRZ, the Bit rate (BPS) is the inverse of the UI time.
- The lower portion of the diagram illustrates the clocked output of a “1” followed by a “0.” In this example, the Rise time (TR) is smaller than the Fall time (TF). The diagram illustrates that the rising transition and falling transition begin at the same time relative to the clock edges, but the two transitions end at different times within their Unit Intervals.


The second diagram illustrates an Eye Diagram generated from an NRZ bit stream using unequal rise time and fall time, similar to the TR and TF in the previous diagram. However, the receiver does not “know” anything about the UI, TR, or TF specified at the Eye Source.

### Unit Interval (UI) Derived from Crossing Points (TX1, TX2) at the Eye Probe (Receiver)



- To generate the Eye Diagram, the UI must be specified on the Report window. In this example, the UI=1ns. The Report generator uses the specified UI to fold the data into the Eye diagram.
  - The times and voltages at the crossing points of the rising and falling transitions are identified on the time/voltage data. The Eye Measurements facility uses the average times of the crossing points TX1 and TX2 to reconstruct the UI and calculate the measurement values. See *Eye Measurements* in the Reports topic for details.
  - In the Eye Diagram above, note that the rising and falling edges do not cross at 0V (halfway between VHI=0.5V and VLO=-0.5V), because the rise time and fall time are not equal.
8. For more information on the Eye Source equalization and jitter parameters, see the *Quick Eye and VerifEye Technical Notes*.
  9. For more information on the Spread Spectrum, see *Voltage Source, Spread Spectrum Clock* and *Add an Eye Source to a Schematic*.
  10. **End of Simulation:** With transient analysis, the end of simulation is set by the stop time. For QuickEye analysis, simulation ends when the longest bit sequence (including any REPEAT\_COUNT) is completed.

## Eye External Step Response (ESR) Source



### ESR Source Netlist Format

An Eye External Step Response source is inserted in a schematic to allow the user to specify the rising and falling step responses for QuickEye and VerifEye via data files. The netlist syntax is:

```
AESRxxxx COMPONENT=external_step_response

+ SOURCE_NAME='Eye Source'

+ PROBE_NAME='Eye Probe'

+ STEP_RESPONSE_FILE_RISE='file-reference'

+ STEP_RESPONSE_FILE_FALL='file-reference'
```

The ESR does not connect physically to the circuit. The ESR represents one set of step responses between one source and one probe, which must be specified. At least one of the step response files must be specified. If only one file is specified, symmetry is assumed. The data files use a two-column format: time voltage. Linear interpolation is used between time points. The entry **COMPONENT=external\_step\_response** identifies the component.

**Table 11: ESR Source Parameters**

Parameter	Description	Unit	Default
<b>SOURCE_NAME</b>	Name of the Eye Source for this ESR	None	Required
<b>PROBE_NAME</b>	Name of the Eye Probe for this ESR	None	Required
<b>STEP_RESPONSE_FILE_RISE</b>	Name of the file with the rise time step response	None	None
<b>STEP_RESPONSE_FILE_FALL</b>	Name of the file with the fall time step response	None	None


### ESR Source Netlist Example

```

AESR3 COMPONENT=external_step_response
+ SOURCE_NAME='EYE_Sourcel'
+ PPROBE_NAME='EYE_Probel'
+ STEP_RESPONSE_FILE_RISE='rising_SR.txt'
+ STEP_RESPONSE_FILE_FALL='falling_SR.txt'

```

## MIPI-CPHY Transmitter



**MIPI-CPHY Transmitter Parameters**

Parameter	Description	Unit	Default
<b>SIGNAL</b>			
<b>-Wire Signal Profile</b>			
VLOW <sup>1</sup>	Low voltage level output of a wire node	Volt	0
VMID <sup>1</sup>	Mid voltage level output of a wire or node	Volt	0.5
VHIGH <sup>1</sup>	High voltage level output of a wire or node	Volt	1
TRISE_LH <sup>2</sup>	Rise time from VLOW to VHIGH	Sec	1e-10
TRISE_LM <sup>2</sup>	Rise time from VLOW to VMID	Sec	5e-11
TRISE_MH <sup>2</sup>	Rise time from VMID to VHIGH	Sec	5e-11
TFALL_HL <sup>2</sup>	Fall time from VHIGH to VLOW	Sec	1e-10
TFALL_HM <sup>2</sup>	Fall time from VHIGH to VMID	Sec	5e-11
TFALL_ML <sup>2</sup>	Fall time from VMID to VLOW	Sec	5e-11
DELAYA	Time Delay of signal on wire A	Sec	0
DELAYB	Time Delay of signal on wire B	Sec	0
DELAYC	Time Delay of signal on wire C	Sec	0
UIORDATARATE <sup>3</sup>	Select UI (time interval per symbol) or Data Rate	None	UnitInterval
UIORDATARATEVALUE <sup>3</sup>	Value of Unit Interval(sec) or Data Rate	Sec	1e-9

Parameter	Description	Unit	Default
	(symbols/sec)		
<b>-Wire State Pattern</b>			
RANDOM_STATE_COUNT	Number of randomly generated wire states	None	2.5e5
RANDOM_SEED <sup>4</sup>	Integer random seed for wire state sequence generation	None	1
REPEAT_COUNT <sup>5</sup>	Number of times to repeat wire state pattern	None	0
HOLD_LATE_STATE <sup>6</sup>	Hold last wire state sequence generation	None	Not checked
<b>-Output Impedance</b>			
RESISTANCE	Single-ended output impedance of each wire	Ohm	50
<b>Jitter</b>			
DCDFRACTIONORTIME <sup>7</sup>	Select Duty cycle distortion given as a fraction (of UI) or absolute time (sec)	None	Fraction
DCD <sup>7</sup>	Duty cycle distortion fraction (of UI) or absolute time (sec)		
TXRJ	Gaussian random jitter value (standard deviation)	Sec	0
TXPJ	Periodic random jitter value (amplitude)	Sec	0
TXUJ	Uniform random jitter value (amplitude)	Sec	0
<b>EQUALIZATION</b>			
FFE_data <sup>8</sup>	Enable and define TxEq parameters	NA	NA

Changing any of the parameter values and hitting **Enter**, will result in the **Override** box being checked. When **Override** box is checked, the set value for a parameter is enforced in simulation. Uncheck the box, its default value will be recovered.

**Notes:**

1. A MIPI-CPHY transmitter is composed of three single-ended nodes or lines/wires A, B and C. The three lines together form a single MIPI-CPHY lane. Each line transmits three-level signals: VLOW, VMID and VHIGH. At any unit interval, no two lines can take the same signal level. The combination of signal levels of wire A, B and C at a given UI is called a wire state. There are only six valid wire states as listed below:



Wire States			
	Signal Level		
Wire State	Wire A	Wire B	Wire C
+x	VHIGH	VLOW	VMID
+y	VMID	VHIGH	VLOW
+z	VLOW	VMID	VHIGH
-x	VLOW	VHIGH	VMID
-y	VMID	VLOW	VHIGH
-z	VHIGH	VMID	VLOW

- Due to three-level output from each node, there are three rise times and three fall times. It is assumed that rise or fall time between VLOW and VHIGH is not smaller than rise or fall time between VLOW and VMID, or VMID and VHIGH. Confirm that 'Override' boxes are checked if set values should be enforced.
- The Unit Interval (UI) is the duration of one symbol. Data rate =  $1/UI$  (symbols/sec).
- Random seed determines random wire state sequence for transmission. A non-negative seed value controls the generated sequence. A negative seed value will be replaced by a value dependent upon time() and clock() in C++, hence the sequence can be different for each simulation even if the (negative) seed value is unchanged.
- With transient analysis, the end of simulation is defined by the transient 'stop' time. REPEAT\_COUNT sets the number of times to repeat the random wire state pattern. Total number of wire states = total number of symbols transmitted =  $(REPEAT\_COUNT+1) * RANDOM\_STATE\_COUNT$ . REPEAT\_COUNT must be a non-negative integer. When total number of wire states \* UI is not equal to the transient 'stop' time, the randomly generated wire state pattern is repeated *by default* until and only up to the end of simulation 'stop' time.
- When the box is checked, the last wire state (or the last transmitted symbol) of the randomly generated wire state pattern will be held and repeated until the end of simulation. By default, the box is not checked and the random wire state sequence will be repeated from the beginning until the end of simulation time is reached.
- The Duty Cycle Distortion may be entered as a fraction of the UI or as an absolute time. When **Fraction** is selected, the value of DCD is given as a fraction of the UI. If **Time** is chosen, DCD is the absolute time of Duty Cycle Distortion.
- Advanced equalization in Tx helps MIPI C-PHY system performance at high data rates with ISI and jitter noise. When Advanced TxEq is enabled, each of the Tx wires can output 9 voltage levels: VH0, VH1, VH2 (sublevels for VHIGH), VM1-, VM0, VM1+ (sublevels for VMID), and VL2, VL1, VL0 (sublevels for VLOW). Transition rules for FFE boost are given

in MIPI C-PHY specification v2.1 as follows:

#### Advanced Tx Equalization Strong and Weak Boost

Starting HS Level	Ending HS Level	Ending HS Level Sublevel
<b>HS High: H0 or H1 or H2</b>	HS High	H0
	HS Mid	M1-
	HS Low	L2
<b>HS Mid: M1- or M0 or M1+</b>	HS High	H1
	HS Mid	M0
	HS Low	L1
<b>HS Low: L0 or L1 or L2</b>	HS High	H2
	HS Mid	M1+
	HS Low	L0

The sublevel magnitudes with respect to the main signal levels are defined by following EQ values in dB following MIPI CPHY specification v2.1:

$$EQ_{M1+} = -20 \cdot \log \left( \frac{V_{H2} - V_{M1+}}{V_{H2} - V_{M0}} \right)$$

$$EQ_{M1-} = -20 \cdot \log \left( \frac{V_{M1-} - V_{L2}}{V_{M0} - V_{L2}} \right)$$

$$EQ_{H1} = -20 \cdot \log \left( \frac{V_{H1} - V_{M0}}{V_{H2} - V_{M0}} \right)$$


$$EQ_{H0} = -20 \cdot \log \left( \frac{V_{H0} - V_{M0}}{V_{H2} - V_{M0}} \right)$$

$$EQ_{L1} = -20 \cdot \log \left( \frac{V_{M0} - V_{L1}}{V_{M0} - V_{L2}} \right)$$

$$EQ_{L0} = -20 \cdot \log \left( \frac{V_{M0} - V_{L0}}{V_{M0} - V_{L2}} \right)$$

These EQ values can be adjusted based on channel condition and data rate to improve performance.

Click the **Value** field for the **FFE\_data** to open the FFE Data dialog.



Check **Enable Advanced TxEQ** to make the FFE Data fields editable.

#### FFE Data Fields

Parameters	Description	Unit	Default
EQM1+	dB value to define VMID sublevel VM1+	dB	1.75
EQM1-	dB value to define VMID sublevel VM1-	dB	1.75
EQH1	dB value to define VHIGH sublevel VH1	dB	1.75
EQH0	dB value to define VMID sublevel VH0	dB	3.5
EQL1	dB value to define VMID sublevel VL1	dB	1.75
EQL0	dB value to define VMID sublevel VL0	dB	3.5

#### MIPI-CPHY Transmitter Netlist Format

AMIPHI\_CPHY\_TXxx net\_1 net\_2 net\_3 COMPONENT=MIPI\_CPHY\_TRANSMITTER

**+RESISTANCE=val**

+TRISE\_LM=val /TRISE\_MH=val /TRISE\_LH=val /TFALL\_ML=val /TFALL\_HM=val /TFALL\_HL=val /VLOW=val /VMID=val /VHIGH=val

+DELAYA=val /DELAYB=val /DELAYC=val

+UI=val

+TXRJ=val /TXPJ=val /TXUJ=val

+DCD=*val* (or +DCD\_TIME=*val*)

+RANDOM\_STATE\_COUNT=*val*/RANDOM\_SEED=*val*

+REPEAT\_COUNT=*val*/HOLD\_LAST\_STATE=*val*

(+enable\_FFE=1 EQM1\_p=*val* EQM1\_m=*val* EQH1=*val* EQH0=*val* EQL1=*val* EQL0=*val*

or

+enable\_FFE=0)

When all parameters take default values, the transmitter netlist is as follows:

```
AMIPHI_CPHY_TXxx net_1 net_2 net_3 COMPONENT=MIPI_CPHY_TRANSMITTER
```


```
+RESISTANCE=val
```

When a parameter is altered or **Override** box next to it is checked, the parameter and its value will be listed in the netlist as shown in the following example.

### MIPI-CPHY Transmitter Netlist Example

```
AMIPHI_CPHY_TX26 nA nB nC COMPONENT=MIPI_CPHY_TRANSMITTER
RESISTANCE=50 VLOW=0 VMID=0.35 VHIGH=0.7 UI=2e-09 RANDOM_STATE_
COUNT=1000 REPEAT_COUNT=25
```

## Noise Source, Current, 2-Branch



### Two-Branch Current Noise Source Netlist Format

The format to include a 2-branch current noise source is:

```
Axxxx n1+ n2+ n1- n2- in1=val in2=val c12r=val c12i=val
COMPONENT=inoise_source_2
```

$n1+$  and  $n2+$  are the positive nodes.  $n1-$  and  $n2-$  are the corresponding negative nodes.

The parameter **COMPONENT=inoise\_source\_2** identifies the element as a two-branch current noise source.

**Table 12: Two-Branch Current Noise Source Parameters**

Parameter	Description	Unit	Default
<b>in1</b>	First current source, RMS amplitude (must be positive or zero)	Ampere/Hz <sup>1/2</sup>	0.0
<b>in2</b>	Second current source, RMS amplitude (must be positive or zero)	Ampere/Hz <sup>1/2</sup>	0.0
<b>c12r</b>	Correlation coefficient, real part	None	0.0
<b>c12i</b>	Correlation coefficient, imaginary part	None	0.0

### Two-Branch Current Noise Source Netlist Example

```
Ainsrc2 10 11 0 0 in1=1.1e-20 in2=3.0e-19
+ c12r=0.75 c12i=0.25 COMPONENT=inoise_source_2
```


### Notes

1. The noise correlation matrix is a symmetric conjugate matrix of dimension 2 × 2:

$$C = \begin{bmatrix} in1 \times in1 & (c_{12r} + jc_{12i}) \times (in1 \times in2) \\ [(c_{12r} + jc_{12i}) \times (in1 \times in2)]^* & in2 \times in2 \end{bmatrix}$$

In this matrix, the element below the diagonal is the conjugate of the corresponding element above the diagonal ( $C_{21} = C_{12}^*$ ).

## Noise Source, Current, N-Branch (Netlist Only)



**Note:**

The N-branch current noise source is available for use in netlists, but is not supported in the Components window of the **Electronics Desktop Schematic Editor**. A 2-branch current noise source is supported in Nexxim Schematics, but it uses a syntax that is similar to the syntax used in the Circuit NSRCC component.

**Current Noise Source Netlist Format**

The format to include a current noise source is:

`Axxxx n1+ [n2+ ...] n1- [n2- ...]`

`NOISECORR_REAL=(c11r [,c12r ...])`

`NOISECORR_IMAG=(c12i [,c13i ...])`

`COMPONENT=inoise_source`

$n1+$ ,  $n2+$ , etc., are the positive nodes.  $n1-$ ,  $n2-$ , etc., are the corresponding negative nodes. The list of nodes (positive plus negative) must contain an even number of nodes. Using  $N$  to represent the total number of nodes in the list, the first  $N/2$  nodes are taken to be the positive nodes.

The parameter `COMPONENT=inoise_source` identifies the element as a current noise source.

**Table 13: Current Noise Source Parameters**

Parameter	Description	Unit	Default
-----------	-------------	------	---------

<b>NOISECORR_REAL</b>	List of real noise correlation coefficients	None	Required
<b>NOISECORR_IMAG</b>	List of imaginary noise correlation coefficients	None	Required

### Current Noise Source Netlist Example

```
Ainsrc 10 11 12 0 0 0
+ NOISECORR_REAL=
+ (1.1e-20, 3.0e-19, 5.2e-20, 1.0e-18, 0.1e-18, 2.8e-19)
+ NOISECORR_IMAG=(-0.5e-20, 2.0e-20, 7.7e-19)
+ COMPONENT=inoise_source
```

### Notes

1. The noise correlation matrix is a symmetric conjugate matrix of dimension  $P \times P$ , where  $P$  is the number of positive nodes:

$$C = \begin{bmatrix} C_{11}^r + C_{11}^i & \dots & C_{1P}^r + C_{1P}^i \\ \dots & \dots & \dots \\ C_{P1}^r + C_{P1}^i & \dots & C_{PP}^r + C_{PP}^i \end{bmatrix}$$

In this matrix, the elements above the diagonal are the conjugates of the corresponding elements below the diagonal ( $C_{jk} = C_{kj}^*$ ).

The noise correlation matrix is specified in two parts. The real part is specified with the **NOISECORR\_REAL** parameter list and the imaginary part is specified with the **NOISECORR\_IMAG** parameter list.

### 2. NOISECORR\_REAL Parameter

The real noise correlation coefficients form a symmetric matrix of dimension  $P \times P$ , where  $P$  is the number of positive nodes.

$$\begin{bmatrix} C_{11}^r & \dots & C_{1P}^r \\ \dots & \dots & \dots \\ C_{P1}^r & \dots & C_{PP}^r \end{bmatrix}$$

In this matrix, the diagonal elements are always positive ( $C_{kk}^r \geq 0$ ). The elements above the diagonal are equal to the corresponding elements below the diagonal ( $C_{jk}^r = C_{kj}^r$ ).

For example, when  $P=3$  the real part of the noise correlation matrix has the following elements:

$$\begin{bmatrix} C_{11}^r & C_{12}^r & C_{13}^r \\ C_{21}^r & C_{22}^r & C_{23}^r \\ C_{31}^r & C_{32}^r & C_{33}^r \end{bmatrix}$$

The **NOISECORR\_REAL** parameter list should specify only the elements on or above the diagonal. The entry for the matrix in this example has the form:

`NOISECORR_REAL=(c11r, c12r, c13r, c22r, c23r, c33r)`

### 3. **NOISECORR\_IMAG** Parameter

The imaginary noise correlation coefficients form a matrix of dimension  $P \times P$ , where  $P$  is the number of positive nodes. However, the diagonal of this matrix has all zeros:

$$\begin{bmatrix} 0 & \dots & C_{1P}^i \\ \dots & 0 & \dots \\ C_{P1}^i & \dots & 0 \end{bmatrix}$$

The elements below the diagonal are the negatives of the corresponding elements above the diagonal ( $C_{jk}^i = -C_{kj}^i$ )

For example, when  $P=3$  the imaginary noise correlation coefficient matrix has the following elements:


$$\begin{bmatrix} 0 & C_{12}^i & C_{13}^i \\ C_{21}^i & 0 & C_{23}^i \\ C_{31}^i & C_{32}^i & 0 \end{bmatrix}$$

The **NOISECORR\_IMAG** parameter list should specify only the elements above the diagonal. The entry for the matrix in this example has the form:

`NOISECORR_IMAG=(c12i, c13i, c23i)`

## Shot Noise Source, Current





### Current Shot Noise Source Netlist Format

A shot noise current source is just a DC=0 current source with a **NOISEVEC** parameter:

```
ISHOTNOISExxxx n+ n- DC=0 NOISEVEC=[f1,psd1,... fn,psdn]
```

$n+$  is the positive node and  $n-$  is the negative node of the current source. The **NOISEVEC** parameter applies the specified power spectral density at each specified frequency.


**Table 14: Shot Noise Current Source Parameters**

Parameter	Description	Unit	Default
<b>NOISEVEC</b>	List of shot noise frequencies (f1...fn) and corresponding noise power spectral densities (psd1...psdn), in pairs.  The sequence of frequencies must be monotonically non-decreasing.	Hertz, Volt <sup>2</sup> /Hertz	None

### Current Shot Noise Source Netlist Example

```
ISHOTNOISE32 net_1 0 DC=0 NOISEVEC=[1e6,2.7,2e6,3.4,3e6,10.37]
```

## Shot Noise Source, Voltage



### Voltage Shot Noise Source Netlist Format

A voltage shot noise source is just a DC=0 voltage source with a **NOISEVEC** parameter:

**VSHOTNOISExxxx** *n+* *n-* DC=0 NOISEVEC=[*f1,psd1*,... *fn,psdn*]

*n+* is the positive node and *n-* is the negative node of the voltage source. The **NOISEVEC** parameter applies the specified power spectral density at each specified frequency.


**Table 15: Shot Noise Voltage Source Parameters**

Parameter	Description	Unit	Default
<b>NOISEVEC</b>	List of shot noise frequencies ( <i>f1</i> ... <i>fn</i> ) and corresponding noise power spectral densities ( <i>psd1</i> ... <i>psdn</i> ), in pairs.  The sequence of frequencies must be monotonically non-decreasing.	Hertz, Volt <sup>2</sup> /Hertz	None

### Voltage Shot Noise Source Netlist Example

VSHOTNOISE32 net\_1 0 DC=0 NOISEVEC=[1e6,2.7,2e6,3.4,3e6,10.37]

## White Noise Source, Current



### Current White Noise Source Netlist Format

A white noise current source is just a DC=0 current source with a special **NOISEVEC** parameter:

```
IWHITENOISExxxx n+ n- DC=0 NOISEVEC=[1,psd, 1.1,psd]
```

$n+$  is the positive node and  $n-$  is the negative node of the current source. The **NOISEVEC** parameter applies the specified power spectral density across all frequencies.


**Table 16: White Noise Current Source Parameters**

Parameter	Description	Unit	Default
<b>NOISEVEC</b>	Sets noise at all frequencies to given PSD.	Hertz, Volt <sup>2</sup> /Hertz	None

### Current White Noise Source Netlist Example

```
IWHITENOISE32 net_1 0 DC=0 NOISEVEC=[1,27.7, 1.1, 27.7]
```

## White Noise Source, Voltage



### Voltage White Noise Source Netlist Format

A voltage white noise source is just a DC=0 voltage source with a **NOISEVEC** parameter:

**VWHITENOISExxxx** *n+* *n-* DC=0 NOISEVEC=[1,*psd*, 1.1,*psd*]

*n+* is the positive node and *n-* is the negative node of the voltage source. The **NOISEVEC** parameter applies the specified power spectral density across all frequencies.


**Table 17: White Noise Voltage Source Parameters**

Parameter	Description	Unit	Default
<b>NOISEVEC</b>	Sets noise at all frequencies to given PSD.	Hertz, Volt <sup>2</sup> /Hertz	None

### Voltage White Noise Source Netlist Example

VWHITENOISE12 net\_15 0 DC=0 NOISEVEC=[1,4.32, 1.1, 4.32]

## Voltage Source, Clock with Jitter



### Voltage Clock Source with Jitter Netlist Format

The format for a voltage clock source with jitter is:

```
Axxxx n+ n- [DC=val] [V1=val] [V2=val] [TD=val] [TR=val]
[TF=val] [PW=val] [PER=val] [JITTER=val] [SEED=val] [ROUT=val]
[TONE=val] [NOISEVEC=[f1,psd1,... fn,psdn]]
```

**COMPONENT=vjitter\_source**

$n+$  and  $n-$  are the positive and negative nodes. The entry **COMPONENT=vjitter\_source** is required.

**Table 18: Voltage Clock Source with Jitter, Parameters**

Parameter	Description	Unit	Default
<b>DC</b>	DC voltage	Volt	0.0
<b>V1</b>	Clock low voltage value	Volt	0.0
<b>V2</b>	Clock high voltage value	Volt	0.0
<b>TD</b>	(Positive) delay time to start of upramp	Second	0.0
<b>TR</b>	Risetime from V1 to V2	Second	1e-9
<b>TF</b>	Fall time from V2 to V1	Second	1e-9
<b>PW</b>	Pulse width (V2 hold time)	Second	1e100
<b>PER</b>	Nominal period of clock cycle	Second	1.5e100
<b>JITTER</b>	Standard deviation ( $\sigma$ ) for distribution of jitter in clock period. Maximum displacement is $\pm 3\sigma$ .	Second	0.0
<b>SEED</b>	Integer seed for random jitter distribution	None	0

<b>ROUT</b>	Output resistance for jitter calculation	Ohm	1.0
<b>TONE</b>	Frequency to use for harmonic balance analysis, should be a submultiple of or equal to the driving frequency and should also be included in the HB solution setup	Hertz	0.0
<b>NOISEVEC</b>	List of shot noise frequencies (f1...fn) and corresponding noise power spectral densities (psd1...psdn), in pairs.  The sequence of frequencies must be monotonically non-decreasing.	Hertz, Volt <sup>2</sup> /Hertz	None


**Note:** Units shown above are for users entering netlists directly. When using the UI to enter values, SI units are assumed unless specific units are shown. In particular, for angles, a unitless number entered into the Property value is interpreted as radians. Users are encouraged to enter explicit units (e.g., "45deg") if there is any uncertainty.

### Voltage Clock Source with Jitter Example


```
A11 net_1 0 v1=0 v2=1 td=0 tr=1.0e-9 tf=1.0e-9
+ pw=4.0e-9 per=10.0e-9 Rout=1.0 jitter=0.5e-9 seed=12345
+ COMPONENT=vjitter_source
```

### Notes

1. The voltage clock source with jitter is supported only for time domain simulations.
2. Only jitter in the overall clock period is simulated. Pulse width jitter is not calculated separately.
3. The jitter that is simulated is typical of Bounded Uncorrelated jitter (BUJ) rather than true random jitter (RJ). It simulates the jitter due to transitions on neighboring traces, and is uncorrelated with transitions on the clock itself. This device is useful for studies of crosstalk and similar effects.
4. The voltage clock source repeats the clock waveform with random variations in the period, as shown in the following figure.




5. If **PW** is negative, **PER** and **PW** are both set to their default values.
6. If nominal period **PER** is less than  $(TF + TR + PW)$ , **PER** is set to  $(TF + TR + PW)$
7. The period is the nominal value set by the **PER** entry, summed with a jitter value that is drawn at random from a normal distribution using the **JITTER** entry as the standard deviation. The maximum jitter is plus/minus three standard deviations. The pulse width (V2 hold time) is not affected by the jitter. The optional **SEED** can be used to initialize the random number sequence.
8. The clock source is a voltage source in series with resistor **ROUT**. Output resistance **ROUT** is inserted (internally) at the output of the source. If **ROUT** is zero, the source is an ideal voltage source.
9. For harmonic balance (HB) analysis, the analyzed tones must be submultiples or equal to the frequencies of the actual voltage or current inputs to the circuit. To ensure that the appropriate HB frequency is used qualify the source by adding a **TONE =tone\_val** entry at the end of the instance statement. The *tone\_val* is then used in a subsequent HB statement.
10. Here is the time-domain simulation of this example source, showing the clock waveform with and without jitter:




Here is a graph of the period times:






Here is a histogram of the period times:



## Voltage Source, Spread Spectrum Clock



The netlist format for the spread spectrum clock source is:

```
Asscxxxx n+ n- COMPONENT=vss_clock V1=val V2=val fc=val trf=val
+ dutycycle =val td=val ss_freq=val ss_profile='modulation_profile'
+ ss_spread='modulation_spread' ss_d=val [TONE=tone_val]
```

$n+$  and  $n-$  are the positive and negative nodes. The entry **COMPONENT=vss\_clock** is required.


**Table 18: Spread Spectrum Clock Parameters**

Parameter	Description	Unit	Default
<b>V1</b>	Voltage at the start of simulation	Volt	0.0
<b>V2</b>	Voltage at the plateau	Volt	1.0
<b>ClockFrequency (fc)</b>	Main clock frequency	Hz	1GHz
<b>RiseOrFallTime (trf)</b>	Rise time and fall time of clock waveform	Second	0.1ns
<b>DutyCycle</b>	Duty cycle of the clock signal (percent)	None	50%
<b>Delay time (td)</b>	(Non-negative ) delay time to start of 1st clock transition	Second	0.0
<b>Spread Spectrum Parameters (in a window, active when Enable SSC is checked, unavailable otherwise):</b>			
<b>Modulation profile (ss_profile)</b>	Modulation profile: <b>triangular</b> or <b>sinusoidal</b>	None	triangular
<b>Spread type (ss_spread)</b>	Displacement of spread relative to <b>fc</b> : <b>center</b> , <b>up</b> , or <b>down</b>	None	down
<b>Modulation frequency (ss_freq)</b>	Modulation rate (frequency)	Hz	33kHz
<b>Spread rate (%) (ss_d)</b>	Spreading rate (percent of <b>fc</b> )	None	0.5%
<b>Harmonic Balance Parameter:</b>			
<b>tone</b>	For Harmonic Balance only. Frequency to use for harmonic balance analysis. Should be a submultiple of or equal to the main clock frequency. See <i>TONE Parameter on Sources</i> in the Circuit Design help topics.	Hertz	0.0


## Notes

1. The spread spectrum clock (SSC) uses frequency modulation to provide improved EMI performance over the unmodulated clock.


2. When the spread spectrum feature is unavailable (Enable SSC check box is not checked), the component functions as a simple digital clock with frequency **fc**, rise and fall times **trf**, **dutycycle**, and with an initial delay **td**.
3. **V1** and **V2** are the two voltage levels. When **V2** is greater than **V1**, the clock starts on a rising edge:




When **V2** is less than **V1**, the clock starts on a falling edge:



Here is a plot of the clock signal with  $V1=0V$ ,  $V2=1V$ ,  $td=0.5ns$ ,  $trf=0.1ns$ ,  $dutycycle=50$ , and  $fc=1GHz$ :




The spectrum of the clock has peaks at the main clock frequency and its harmonics. Here is a zoomed-in spectral plot of the peak at the main clock frequency (1GHz) clock signal above:



The peak has magnitude -4dB.

2. The SSC is enabled with a check box on the Spread Spectrum Data window. Click the **Value** field of the **Spread Spectrum** property to open the window:




In this component, the SSC feature is enabled by default. When enabled, the SSC spreads the spectral energy to mitigate EMI.

3. The change in modulated clock frequency affects both rising and falling edges.
4. The spread type of the modulation can be Down, Center, or Up. With down-spreading, the spectral spreading lies below the main clock frequency. With center spreading, the spectral spreading is centered on the main clock frequency. With up-spreading, the spectral spreading lies above the main clock frequency.


Down:

$$f_{SSC}(t) = f_c + 0.5 \times df_c (x_m(t) - 1)$$




Center:

$$f_{SSC}(t) = f_c + 0.5 d \times f_c x_m(t)$$



Up:


$$f_{SSC}(t) = f_c + 0.5 \times df_c (x_m(t) + 1)$$



In these diagrams,  $x_m(t)$  is a periodic low-frequency modulating signal with frequency  $fm$


varying from -1 to +1 and  $d$  is the spreading percent relative to  $f_c$  (divided by 100). The examples that follow all use down-spreading (the default).

5. The modulating waveform  $x_m(t)$  can be triangular or sinusoidal. Triangular is the default.




Here is the spectrum of the clock (50% duty cycle) above when triangular modulation is applied (down-spreading, spread rate 0.5%, modulation frequency 33kHz):







The magnitude of the peak now is -22.5dB. The peak value is reduced by 18.5dB with respect to the non-SSC. Here is a combined plot to show the reduction in peak value.




Alternatively, the modulating wave can be sinusoidal.



Here is the spectrum of the clock (50% duty cycle) with sinusoidal modulation (down-spreading, spread rate 0.5%, modulation frequency 33kHz):




The peak magnitude is now about -20dB. The peak value is reduced by 16dB with respect to the non-SSC. Here is a combined plot to show the reduction.



6. As shown above, the triangular shows a higher reduction in peak value compared to sinusoidal. Triangular spreading is better for EMI control than sinusoidal.

## Voltage Source, CPM Modulated



### CPM Modulated Voltage Source Netlist Form

The netlist format for a Continuous-Phase Modulation (CPM) voltage signal generator is:

```

Axxxx n+ n- [M=val] [FB=val]

SEED=val [BITLIST=#bitlist] [BITFILE=file_reference]
[UPCHOICE=val] [UPFACTOR=val]
[V=val] [VO=val]
[FREQ_DEVIATION=val]
[ALPHA=val] [THETA=val] [TONE=val]
[FILTCHOICE=val] [NTAPS=val]
[ROLLOFF=val] [NORMALIZESCHEME=val] [BT=val]
[FC=val] [TD=val] [NOISEVEC=[f1,psd1,... fn,psdn]]

COMPONENT=cpm_iq_source
    
```

*n+* and *n-* are the positive and negative nodes. The brackets shown in bold are required.

The entry **COMPONENT=cpm\_iq\_source** is required.

The CPM modulated signal generator can be used as a source of data for Nexxim envelope analysis.

See *Nexxim Envelope Analysis* in the Circuit Design help topics for details. .

**Table 19: CP-Modulated Voltage Source Parameters**

Parameter	Description	Unit	Default
<b>M</b>	Modulation level (2=binary, 4=quaternary)	None	4
<b>SEED</b>	Integer seed for random pattern [Must be greater than 0.0]	None	None
<b>BITFILE</b>	Reference to external file with the bit values	None	None
<b>BITLIST</b>	Explicit list of bits to generate	None	None
<b>FB</b>	Data rate	Bits/Second	1.2288e6
<b>FREQ_DEVIATION</b>	Frequency deviation	Hertz	307.2e3
<b>ALPHA</b>	Damping factor	Second <sup>-1</sup>	0.0
<b>THETA</b>	Phase delay	Degree	0.0
<b>TD</b>	Time delay to start of first waveform, and start of first repeat	Second	0.0
<b>V</b>	Output voltage	Volt	None
<b>VO</b>	Voltage offset	Volt	0.0
<b>UPCHOICE</b>	Upsampling technique.	None	1

	1 = Zero insertion 0 = Sample repeat		
<b>UPFACTOR</b>	Upsampling factor	None	10
<b>TONE</b>	Frequency to use for harmonic balance analysis. Should be the same as FC.	Hertz	0.0
<b>FC</b>	Carrier frequency	Hertz	1e9
<b>FILTCHOICE</b>	Low pass filter selector  1 = No filter 2 = Spectral raised cosine (SRC) 3 = Square root spectral raised cosine (SRRC) 4 = Rectangular (REC) 5 = Gaussian GAUSS)	None	1
<b>NTAPS</b>	Number of filter taps	None	31
<b>NORMALIZEScheme</b>	Normalization method for tap coefficients (weights)  1 = No normalization 2 = Maximum sum (amplitude) of coefficients is 1 3 = L1 norm of coefficients is 1 4 = L2 norm of coefficients is 1	None	1
<b>ROLLOFF</b>	Controls the excess bandwidth parameter for SRC and SRRC filters ( $0 < \text{ROLLOFF} < 1$ )	None	0.35
<b>BT</b>	Bandwidth-time product, for FILTCHOICE=5 (GAUSS)	None	0.25
<b>NOISEVEC</b>	List of shot noise frequencies (f1...fn) and corresponding noise power spectral densities (psd1...psdn), in pairs.  The sequence of frequencies must be monotonically non-decreasing.	Hertz, Volt <sup>2</sup> /Hertz	None

## Notes

Units shown above are for users entering netlists directly. When using the UI to enter values, SI units are assumed unless specific units are shown. In particular, for angles, a unitless number entered into the Property value is interpreted as radians. Users are encouraged to enter explicit units (e.g., "45deg") if there is any uncertainty.

When no **BITLIST** or **BITFILE** argument is supplied, the **CPM** voltage source generates a pseudorandom bit sequence, starting from a random seed value. When no **BITLIST** or **BITFILE** is present, the optional **SEED** can be used to control the bit sequence. The **SEED** must be an integer value (the maximum absolute value is the maximum size of integers on your system). Using the same **SEED** guarantees that the same sequence of bits is generated on each simulation.

When a **BITLIST** or **BITFILE** is supplied, the **CPM** source generates the specified sequence of 0 and 1 bits, and repeats the sequence until simulation terminates. When a **BITLIST** or **BITFILE** is present, any **SEED** value is ignored. If two or all three of **BITFILE**, **BITLIST**, and **SEED** are present, Nexxim uses the precedence order: **BITFILE** > **BITLIST** > **SEED**.


In all cases, the sequence of generated bits starts after the time delay given by **TD**, and continues until the stop time (**tstop**) of the transient analysis is reached.

The parameter **BITFILE =file\_reference** refers to an external file containing the data.

See *File References* in the Nexxim Netlist File Format topic for details.

For harmonic balance analysis, the test tones must be submultiples or equal to the frequencies of the actual voltage or current inputs to the circuit. To ensure that the appropriate HB frequency is used with a **VCPM** source, qualify the source by adding a **TONE =tone\_val** entry at the end of the instance statement. The *tone\_val* is then used in a subsequent HB statement.

## Voltage Source, DC



### DC Voltage Source Netlist Format

---

The format for a DC voltage source is:

```
Vxxxx n+ n- [DC= dc_voltage] [ACacmag acphase]
[NOISEVEC=[f1,psd1,... fn,psdn]]
```

$n+$  is the positive node and  $n-$  is the negative node of the voltage source.

The **DC** value in volts is used for the DC operating point (default is 0.0 Volts).

The **AC** parameter specifies the AC magnitude and phase to be applied during a small-signal AC analysis. The default for *acmag* is 1 Volt, the default for *acphase* is 0 degrees.

The DC voltage source implements the following equation:

$$\text{output\_value} = \text{DC}$$

**Table 20: DC Voltage Source Parameter**

Parameter	Description	Unit	Default
<b>DC</b>	DC voltage value	Volt	0.0
<i>acmag</i>	Magnitude for AC analysis	Volt	1.0
<i>acphase</i>	Phase for AC analysis	Degree	0.0
<b>NOISEVEC</b>	List of shot noise frequencies (f1...fn) and corresponding noise power spectral densities (psd1...psdn), in pairs.  The sequence of frequencies must be monotonically non-decreasing.	Hertz, Volt <sup>2</sup> /Hertz	None


**Note:** Units shown above are for users entering netlists directly. When using the UI to enter values, SI units are assumed unless specific units are shown. In particular, for angles, a unitless number entered into the Property value is interpreted as radians. Users are encouraged to enter explicit units (e.g., "45deg") if there is any uncertainty.

### DC Voltage Source Netlist Examples

```
V23 inplus inminus DC=0.5
```

```
VCC 34 27 5
```

## Voltage Source, IQ Modulated



### **IQ Modulated Voltage Source Netlist Form**

The netlist format for an IQ modulated voltage signal generator is:

**Axxxx** *n+* *n-* [**DC=***val*] [**TIMES=**[*t1* ... *tN*] **I\_T=**[ *iv1* ... *ivN*]

**Q\_T=**[*qv1* ... *qvN*] [**V=***val* | **VA=***val* ] [**RZ=***val*] [**IZ=***val*] [**VO=***val*]  
 [**R** [=*val*]] [**TD=***val*] [**FC=***val*] [**TS=***val*] [**TONE=***val*] [**ALPHA=***val*]  
 [**THETA=***val*] [**FILE=***file\_reference*]  
 [**NOISEVEC=**[*f1,psd1*,... *fn,psdn*]] **COMPONENT=vsig\_source**

*n+* and *n-* are the positive and negative nodes. The brackets shown in bold are required.

The parameter **FILE =***file\_reference* refers to an external file containing the IQ data.

See *File References* in the Nexxim Netlist File Format topic for details.

The entry **COMPONENT=vsig\_source** is required.

**Table 21: IQ-Modulated Voltage Source Parameters**

<b>Parameter</b>	<b>Description</b>	<b>Unit</b>	<b>Default</b>
<b>ALPHA</b>	Damping factor	Second <sup>-1</sup>	0.0
<b>DC</b>	DC voltage of source	Volt	0.0
<b>TIMES=</b> [ <i>t1</i> ... <i>tN</i> ]	Timepoints	Second	0.0
<b>I_T=</b> [ <i>iv1</i> ... <i>ivN</i> ]	I (in-phase) voltage values at corresponding timepoints	Volt	0.0
<b>Q_T=</b> [ <i>qv1</i> ... <i>qvN</i> ]	Q (quadrature-phase) voltage values at corresponding timepoints	Volt	0.0



<b>FC</b>	Carrier frequency	Hertz	1e9
<b>TS</b>	Sampling time, used for simulating a data file containing IQ data without time points	Second	None
<b>FILE</b>	Reference to file containing the timepoints and voltage values. When a file is referenced, the instance statement should not include any time points or IQ values.	None	None
<b>R</b>	Repeat the segment of the waveform that begins at <i>repeattime</i> and ends at <i>timeN</i> . <i>Repeattime</i> must be less than <i>timeN</i> . If R is entered with no <i>repeattime</i> , repeats from 0.0 seconds to <i>timeN</i> .	Second	None
<b>TD</b>	Time delay to start of first waveform, and start of first repeat	Second	0.0
<b>TONE</b>	Frequency to use for harmonic balance analysis. Should be equal to the carrier frequency	Hertz	0.0
<b>VA</b>	Carrier amplitude, power-based	Watt	None
<b>V</b>	Carrier amplitude, voltage-based	Volt	1.0
<b>THETA</b>	Phase delay	Degree	0.0
<b>RZ</b>	Power-based carrier impedance, real part	Ohm	50
<b>IZ</b>	Power-based carrier impedance, imaginary part	Ohm	0.0
<b>VO</b>	Carrier offset	Volt or Watt	0.0
<b>NOISEVEC</b>	List of shot noise frequencies (f1...fn) and corresponding noise power spectral densities (psd1...psdn), in pairs.  The sequence of frequencies must be monotonically non-decreasing.	Hertz, Volt <sup>2</sup> /Hertz	None

**Note:** Units shown above are for users entering netlists directly. When using the UI to enter values, SI units are assumed unless specific units are shown. In particular, for angles, a unitless number entered into the Property value is interpreted as radians. Users are encouraged to enter explicit units (e.g., "45deg") if there is any uncertainty.

### **IQ Voltage Source Netlist Example**

```
Aiqtest 23 53 FILE='C:/iqdatadirectory/iqdata.txt' FC=2.5e9
COMPONENT=vsiq_source
```

### **Notes**

1. If lists of times and values are present, the time points t1 ... tN must be given in STRICTLY INCREASING order. Two points may not refer to the same time.

2. If a FILE is referenced, any time and data points in the instance statement is ignored.
3. The IQ modulated signal generator can be used as a source of data for Nexxim envelope analysis.
4. The IQ modulated signal generator implements the following generalized formula:

$$\text{Output}(t) = [\text{Idata}(t + \text{TD}) + \text{DC}] \times A_C \times \cos[2\pi \times \text{FC} \times (t + \text{TD}) + \text{THETA}] + \text{OFFSET} - [\text{Qdata}(t + \text{TD}) + \text{DC}] \times A_C \times \sin[2\pi \times \text{FC} \times (t + \text{TD}) + \text{THETA}] + \text{OFFSET}$$

Where parameter **FC** specifies the carrier frequency, parameter **TD** specifies the time delay, parameter **THETA** specifies the phase delay, and  $A_C$  is the carrier amplitude, calculated as follows:

- When parameter **V** is specified, carrier amplitude is voltage-based. Voltage-based carrier amplitude  $A_C = V$  and carrier amplitude **OFFSET** = **VO** in volts.
- When parameter **VA** is specified and parameter **V** is not specified, carrier amplitude is power-based. Carrier amplitude  $A_C$  and carrier amplitude **OFFSET** are both in watts and use the formulas:

$$A_C = \sqrt{8VA \cdot |Z|}$$

and

$$\text{OFFSET} = \sqrt{8VO \cdot |Z|}$$

Where:

$$|Z| = \sqrt{RZ^2 + IZ^2}$$

5. The carrier value is specified either with voltage using parameters V and VO or with power using parameters VA, VO, RZ, and IZ. If neither V nor VA is present in the statement, carrier amplitude and offset are assumed to be voltage-based, and the default value of V (1.0 volt) is used. If both V and VA are present in the statement, an error occurs and simulation halts.
6. When parameter **ALPHA** is non-zero, the output is attenuated by a factor of  $[e^{-(\text{time}-\text{td}) \times \text{ALPHA}}]$ .
7. The IQ data file can have one of two formats. The first format supplies the time points and the corresponding I data and Q data points, with one ordered triple (*t1 iv1 qv1*) per line.

0.000000e+000 6.931656e-002 5.214852e-004

```

1.562500e-008  8.616453e-002  7.359377e-004
3.125000e-008  9.932127e-002  3.344250e-004
4.687500e-008  1.080741e-001 -7.217573e-004
6.250000e-008  1.122943e-001 -2.077420e-003
7.812500e-008  1.122116e-001 -3.040601e-003
9.375000e-008  1.083193e-001 -2.843184e-003
1.093750e-007  1.015003e-001 -1.031725e-003
1.250000e-007  9.329680e-002  2.164318e-003
1.406250e-007  8.610437e-002  5.661823e-003
1.562500e-007  8.304946e-002  7.670866e-003

```

The second format omits the time points. Each line contains the two data points (*iv1 qv1*):

```

6.931656e-002  5.214852e-004
9.932127e-002  3.344250e-004
1.080741e-001 -7.217573e-004
1.122943e-001 -2.077420e-003
1.122116e-001 -3.040601e-003
1.083193e-001 -2.843184e-003
1.015003e-001 -1.031725e-003
8.610437e-002  5.661823e-003
8.304946e-002  7.670866e-003

```


When the second format is used, the instance line must specify a value for the sampling time, **TS**. The data points is assumed to start at time 0, and each successive pair of points is simulated at times that differ by the sampling time. When the data file contains time points, the **TS** entry, if present in the instance statement, is ignored.

8. The time delay specified by **TD=delay** is applied to the start of the IQ waveform, so the wave starts at (*time1 + delay*).
9. The repeat specified by **R=repeattime** repeats the portion of the IQ waveform that lies between *repeattime* and *timeN*. The *repeattime* must be greater than or equal to 0.0 seconds, and less than *timeN*. The repeat begins at *tN*, subject to any delay. The *delay* is

applied to the *repeattime* and to the PWL waveform, so the repeating segment is the portion of the PWL waveform between (*repeattime* + *delay*) and (*timeN* + *delay*). The repeating wave starts at the PWL value that occurred at *repeattime* in the original wave, interpolated if necessary.

- For harmonic balance analysis, the test tones must be submultiples or equal to the frequencies of the actual voltage or current inputs to the circuit. To ensure that the appropriate HB frequency is used with a **VSIQ** source, qualify the source by adding a **TONE =*tone\_val*** entry at the end of the instance statement. The *tone\_val* is then used in a subsequent HB statement.

## Voltage Source, Linear Feedback Shift Register



### Linear Feedback Shift Register Voltage Source Netlist Format

The format for a linear feedback shift register voltage source is:

```
VXXXX n+ n- RBG=5 [VLOW=val] [VHIGH=val] [TDELAY=val]
[TRISE=val] [TFALL=val] [RATE=val] SEED=val
```

```
TAPS=[list_of_taps] [ROUT=val] [TONE=val]
```

*n+* and *n-* are the positive and negative nodes. The *list\_of\_taps* lists the feedback stages inside brackets and using spaces or commas as separators. The first tap number specifies the number of stages in the device. Subsequent taps must be entered in descending numerical order.

Nexxim also accepts the following positional syntax in externally-generated netlists:

```
VXXXX n+ n- LFSR [( vlow vhigh tdlay trise tfall rate seed
[list_of_taps] rout] [)]
```

In this syntax, entries are interpreted by their position in the syntax, left to right.

**Note:**

The LFSR source is a time-domain element, suitable primarily for transient analysis simulations.

**Table 22: VLFSR Voltage Source Parameters**

Parameter	Description	Unit	Default
<b>RBG</b>	Random bit generator keyword. Must be specified as RBG=5	None	1
<b>M</b>	Multiplier for multiple devices in parallel.	None	1.0
<b>RATE</b>	Data bit rate [Must be greater than 0.0]	Bits/Second	1.0e9
<b>ROUT</b>	Output resistance	Ohm	0.0
<b>SEED</b>	Integer seed for random pattern. A SEED value greater than 0.0 must be supplied.	None	1
<b>TAPS</b>	Arrayed list of taps to be added to feedback chain.	None	None
<b>TDELAY</b>	(Positive) delay time to start of upramp [Must be greater than 0.0]	Second	0.0
<b>TFALL</b>	Falltime from VHIGH to VLOW [Must be greater than 0.0]	Second	0.5e-9
<b>TONE</b>	Frequency to use for HB or other frequency domain analysis, should be a submultiple of or equal to the driving frequency and should also be included in the any frequency-domain solution setup	Hertz	0.0
<b>TRISE</b>	Rise time from VHIGH to VLOW [Must be greater than 0.0]	Second	0.5e-9
<b>VLOW</b>	Logic low voltage value	Volt	0.0
<b>VHIGH</b>	Logic high voltage value	Volt	1.0

**Linear Feedback Shift Register Voltage Source Netlist Examples**


```
VLFSR1 node_43 node_53 RBG=5 VLOW=0 VHIGH=1.5
+ TDELAY=1ns TRISE=0.5ns TFALL=0.5ns RATE=1.5ns
+ TAPS=[16 15 12 9 6 3] SEED=1023 ROUT=50
```

**Notes**

1. If **TDELAY** is negative, an error occurs and the source is ignored.
2. If **TRISE** or **TFALL** is negative or zero, an error occurs and the source is ignored.

3. If **RATE** is negative or zero, an error occurs and the source is ignored.
4. A **SEED** value greater than 0.0 is required.
5. Units shown in the table above are for users entering netlists directly. When using the UI to enter values, SI units are assumed unless specific units are shown. In particular, for angles, a unitless number entered into the Property value is interpreted as radians. Users are encouraged to enter explicit units (e.g., "45deg") if there is any uncertainty.

## Voltage Source, PSK Modulated



### PSK Modulated Voltage Source Netlist Form

The netlist format for a Phase-Shift Keying (PSK) modulated voltage signal generator is:

```
Axxxx n+ n- [M=val] [FB=val]
SEED=val [BITLIST=#bitlist] [BITFILE=file_reference]
[UPCHOICE=val] [UPFACTOR=val] [SYMFRAC=val]
[V=val] [VO=val]
[ALPHA=val] [THETA=val] [TONE=val]
[FILTCHOICE=val] [NTAPS=val]
[ROLLOFF=val] [NORMALIZESCHEME=val] [BT=val]
[OFFSET_PHASE=val] [FC=val] [TD=val] [NOISEVEC=[f1,psd1,...
fn,psdn]]
COMPONENT=psk_iq_source
```

$n+$  and  $n-$  are the positive and negative nodes. The brackets shown in bold are required.

The entry **COMPONENT=psk\_iq\_source** is required.

The PSK modulated signal generator can be used as a source of data for Nexxim envelope analysis.

See *Nexxim Envelope Analysis* in the Circuit Design help topics for details.

**Table 23: PSK-Modulated Voltage Source Parameters**

Parameter	Description	Unit	Default
<b>M</b>	Modulation level (2=binary, 4=quaternary)	None	4
<b>SEED</b>	Integer seed for random pattern [Must be greater than 0.0]	None	None
<b>BITFILE</b>	Reference to external file with the bit values	None	None
<b>BITLIST</b>	Explicit list of bits to generate	None	None
<b>FB</b>	Data rate	Bits/Second	1.2288e6
<b>ALPHA</b>	Damping factor	Second <sup>-1</sup>	0.0
<b>THETA</b>	Phase delay	Degree	0.0
<b>TD</b>	Time delay to start of first waveform, and start of first repeat	Second	0.0
<b>V</b>	Output voltage	Volt	None
<b>VO</b>	Voltage offset	Volt	0.0
<b>OFFSET_PHASE</b>	Phase offset	Radian	0.0
<b>UPCHOICE</b>	Upsampling technique. 1 = Zero insertion 0 = Sample repeat	None	1
<b>UPFACTOR</b>	Upsampling factor	None	10
<b>SYMFRAC</b>	Fractional symbol shift for Q channel (0<SYMFRAC<1)	None	0.0
<b>TONE</b>	Frequency to use for harmonic balance analysis. Should be the same as FC.	Hertz	0.0
<b>FC</b>	Carrier frequency	Hertz	1e9
<b>FILTCHOICE</b>	Low pass filter selector 1 = No filter 2 = Spectral raised cosine (SRC) 3 = Square root spectral raised cosine (SRRC) 4 = Rectangular (REC) 5 = Gaussian GAUSS)	None	1

<b>NTAPS</b>	Number of filter taps	None	31
<b>NORMALIZESCHEME</b>	Normalization method for tap coefficients (weights)  1 = No normalization  2 = Maximum sum (amplitude) of coefficients is 1  3 = L1 norm of coefficients is 1  4 = L2 norm of coefficients is 1	None	1
<b>ROLLOFF</b>	Controls the excess bandwidth parameter for SRC and SRRC filters ( $0 < \text{ROLLOFF} < 1$ )	None	0.35
<b>BT</b>	Bandwidth-time product, for <code>FILTCHOICE=5 (GAUSS)</code>	None	0.25
<b>NOISEVEC</b>	List of shot noise frequencies ( $f_1 \dots f_n$ ) and corresponding noise power spectral densities ( $\text{psd}_1 \dots \text{psd}_n$ ), in pairs.  The sequence of frequencies must be monotonically non-decreasing.	Hertz, Volt <sup>2</sup> /Hertz	None

### PSK-Modulated Voltage Source Netlist Example

```
Apsktest 23 53 BITFILE='C:/pskdatadirectory/pskdata.txt'  
FC=2.5e9 COMPONENT=psk_iq_source
```

### Notes

1. When no **BITLIST** or **BITFILE** argument is supplied, the **PSK** voltage source generates a pseudorandom bit sequence, starting from a random seed value. When no **BITLIST** or **BITFILE** is present, the optional **SEED** can be used to control the bit sequence. The **SEED** must be an integer value (the maximum absolute value is the maximum size of integers on your system). Using the same **SEED** guarantees that the same sequence of bits is generated on each simulation.
2. When a **BITLIST** or **BITFILE** is supplied, the **PSK** source generates the specified sequence of 0 and 1 bits, and repeats the sequence until simulation terminates. When a **BITLIST** or **BITFILE** is present, any **SEED** value is ignored. If two or all three of **BITFILE**, **BITLIST**, and **SEED** are present, Nexxim uses the precedence order: **BITFILE** > **BITLIST** > **SEED**.
3. In all cases, the sequence of generated bits starts after the time delay given by **TD**, and




continues until the stop time ( $t_{stop}$ ) of the transient analysis is reached.

- The parameter **BITFILE** =*file\_reference* refers to an external file containing the data.

See *File References* in the Nexxim Netlist File Format topic for details.

- For harmonic balance analysis, the test tones must be submultiples or equal to the frequencies of the actual voltage or current inputs to the circuit. To ensure that the appropriate HB frequency is used with a **VPSK** source, qualify the source by adding a **TONE** =*tone\_val* entry at the end of the instance statement. The *tone\_val* is then used in a subsequent HB statement.
- Units shown in the table above are for users entering netlists directly. When using the UI to enter values, SI units are assumed unless specific units are shown. In particular, for angles, a unitless number entered into the Property value is interpreted as radians. Users are encouraged to enter explicit units (e.g., "45deg") if there is any uncertainty.

## Voltage Source, Pulsed



### Pulsed Voltage Source Netlist Format

The format for a trapezoidal pulsed voltage source is:

```
Vxxxx n+ n- PULSE (v1 v2 [td [tr [tf [pw [per]]]]) )
```

```
[ACacmag acphase] [TONE=tone_val]
[NOISEVEC=[f1,psd1,... fn,psdn]]
```

$n+$  and  $n-$  are the positive and negative nodes. The parameters after the **PULSE** keyword must be enclosed in parentheses. Parameters are positional and must be entered in the order given. To guarantee that a given parameter is interpreted correctly, all parameters to the left of it must be present.

**Table 24: Pulsed Voltage Source Parameters**

Parameter	Description	Unit	Default
<i>v1</i>	Initial voltage value	Volt	0.0
<i>v2</i>	Pulsed voltage value	Volt	0.0
<i>td</i>	(Positive) delay time to start of upramp	Second	0.0
<i>tr</i>	Risetime from V1 to V2	Second	0.0
<i>tf</i>	Falltime from V2 to V1	Second	0.0
<i>pw</i>	Pulse width (V2 hold time)	Second	1e100
<i>per</i>	Period of repetition for trapezoidal pulse	Second	1.5e100
<i>acmag</i>	Magnitude for AC analysis	Volt	1.0
<i>acphase</i>	Phase for AC analysis	Degree	0.0
<b>TONE</b>	Frequency to use for harmonic balance analysis, should be a submultiple of or equal to the driving frequency and should also be included in the HB solution setup	Hertz	0.0
<b>NOISEVEC</b>	List of shot noise frequencies (f1...fn) and corresponding noise power spectral densities (psd1...psdn), in pairs.  The sequence of frequencies must be monotonically non-decreasing.	Hertz, Volt <sup>2</sup> /Hertz	None


**Note:** Units shown above are for users entering netlists directly. When using the UI to enter values, SI units are assumed unless specific units are shown. In particular, for angles, a unitless number entered into the Property value is interpreted as radians. Users are encouraged to enter explicit units (e.g., "45deg") if there is any uncertainty.

### Pulsed Voltage Source Netlist Example

```
V23 23 53 PULSE (0 5 0 5ns 5ns 20ns 40ns)
```

### Notes


1. The **PULSE** voltage source repeats the voltage waveform each *period* until the STOPTIME of the transient analysis is reached, as shown in the following figure.



2. If **pw** is negative, **per** and **pw** are both set to infinity.
3. If **per** is less than  $(tf + tr + pw)$ , **per** is set to  $(tf + tr + pw)$ .
4. The **AC** parameter specifies the AC magnitude and phase to be applied during a small-signal AC analysis. The default for *acmag* is 1 Volt, the default for *acphase* is 0 degrees.
5. For harmonic balance (HB) analysis, the test tones must be submultiples or equal to the frequencies of the actual voltage or current inputs to the circuit. To ensure that the appropriate HB frequency is used with a **SIN**, **PWL**, or **PULSE** source, qualify the source by adding a **TONE =tone\_val** entry at the end of the instance statement. The *tone\_val* is then used in a subsequent HB statement.
6. The **TONE** entry is *required* with any **PWL** or **PULSE** source. For example, to analyze a mixer driven by sources at 1 MHz and 27 kHz over the first four harmonics of a **PWL** source and the first two harmonics of a **PULSE** source, the netlist syntax is:

```
V23 20 0 PWL(0 0 0.1e-6 2.0 0.5e-6 5.0 1.0e-6 0 R) TONE=1.0e6
V1 1 0 PULSE (0 5 0 5e-3 5e-3 27e-3 27.0e3) TONE=27.0e3
.HB TONES=(1.0e+6, 27.0e+3) MAXK=(4, 2)
```

## Voltage Source, Piecewise Linear



### Piecewise Linear Voltage Source Netlist Form

The netlist format for a piecewise linear voltage source is:

```
Vxxxx n+ n- [DC=val] PWL (t1 v1 [t2 v2... tN vN]
)
[ACacmag acphase] [TONE=tone_val]
[PWLFILE=file_reference] [R [=repeattime]] [TD=delay]
[NOISEVEC=[f1,psd1,... fn,psdn]]
```

$n+$  and  $n-$  are the positive and negative nodes. The parentheses around the parameters after the **PWL** keyword are required. The first time-value pair ( $t1v1$ ) is required, while subsequent pairs are optional.

**Table 25: Piecewise Linear Voltage Source Parameters**

Parameter	Description	Unit	Default
<b>DC</b>	DC voltage	Volt	0.0
$t1 \dots tN$	Timepoints	Second	0.0
$v1 \dots vN$	Voltage values at corresponding timepoints	Volt	0.0
<b>PWLFILE</b> ( <b>PWL_FILE</b> )	Reference to file containing the timepoint and voltage values	None	None
<b>R</b>	Repeat the segment of the waveform that begins at <i>repeattime</i> and ends at <i>timeN</i> . <i>Repeattime</i> must be less than <i>timeN</i> . If R is entered with no <i>repeattime</i> , repeats from 0.0 seconds to <i>timeN</i> . If R is not present, no repeats are performed.	Second	None
<b>TD</b>	Time delay to start of first PWL waveform, and start of first repeat	Second	0.0

<i>acmag</i>	Magnitude for AC analysis	Volt	1.0
<i>acphase</i>	Phase for AC analysis	Degree	0.0
<b>TONE</b>	Frequency to use for harmonic balance analysis, should be a submultiple of or equal to the driving frequency and should also be included in the HB solution setup	Hertz	0.0
<b>NOISEVEC</b>	List of shot noise frequencies (f1...fn) and corresponding noise power spectral densities (psd1...psdn), in pairs.  The sequence of frequencies must be monotonically non-decreasing.	Hertz, Volt <sup>2</sup> /Hertz	None

**Note:** Units shown above are for users entering netlists directly. When using the UI to enter values, SI units are assumed unless specific units are shown. In particular, for angles, a unitless number entered into the Property value is interpreted as radians. Users are encouraged to enter explicit units (e.g., "45deg") if there is any uncertainty.

### Piecewise Linear Voltage Source Netlist Example


```
Vpwl 23 53 PWL (0 0 10ns 0.5 15ns 1.5 20ns 0 R TD=3e-12)
```

### Notes

1. The time points  $t_1 \dots t_N$  must be given in STRICTLY INCREASING order. Two points may not refer to the same time.
2. The time delay specified by  $TD=delay$  is applied to the start of the PWL waveform, so the wave starts at  $(time1 + delay)$ .
3. The repeat specified by  $R=repeattime$  repeats the portion of the PWL waveform that lies between  $repeattime$  and  $timeN$ . The  $repeattime$  must be greater than or equal to 0.0 seconds, and less than  $timeN$ . The repeat begins at  $t_N$ , subject to any delay. The  $delay$  is applied to the  $repeattime$  and to the PWL waveform, so the repeating segment is the portion of the PWL waveform between  $(repeattime + delay)$  and  $(timeN + delay)$ . The repeating wave starts at the PWL value that occurred at  $repeattime$  in the original wave, interpolated if necessary.
4. The transition on the PWL value  $v_N$  at time  $t_N$  to the (possibly interpolated) value at the start of the repeat can create a discontinuity in the output, especially if the transition is "instantaneous," that is, occurring with no time difference between the two values. Care should be taken to avoid such a discontinuity, or to ensure that it is very small if it cannot be avoided. Discontinuous current or voltage jumps larger than a minimum value can create a timestep problem for transient analysis.
5. Here is an example using eight time points plus a time delay, with a repeat time ( $R$ ) that occurs between time points, so interpolation is required.

```
V2 1 0 PWL (
+ 0.0      1.0e-3 $ t1 v1
+ 1.0e-3  2.0e-3 $ t2 v2
+ 1.6e-3  1.6e-3 $ t3 v3
+ 2.3e-3  2.7e-3 $ t4 v4
+ 3.1e-3  1.6e-3 $ t5 v5
+ 3.7e-3  1.6e-3 $ t6 v6
+ 4.2e-3  1.0e-3 $ t7 v7
+ 4.3e-3  1.4e-3 $ t8 v8
+ ) R=0.4e-3 TD=1.0e-3
```

Note the use of time point  $t8$  to avoid an “instantaneous” jump in output where the repeat begins. If  $t8$  is omitted, the output changes on the level at  $t7$  to the (interpolated) value at the start of the repeat with no time difference between the two values. Such a sudden discontinuity can cause a timestep-too-small failure in transient analysis. The following figure illustrates this example, showing one repeat:



- The **AC** parameter specifies the AC magnitude and phase to be applied during a small-signal AC analysis. The default for *acmag* is 1 Volt, the default for *acphase* is 0 degrees.

7. For harmonic balance analysis, the test tones must be submultiples or equal to the frequencies of the actual voltage or current inputs to the circuit. To ensure that the appropriate HB frequency is used with a **SIN**, **PWL**, or **PULSE** source, qualify the source by adding a **TONE =tone\_val** entry at the end of the instance statement. The *tone\_val* is then used in a subsequent HB statement.
8. The **TONE** entry is *required* with any **PWL** or **PULSE** source. For example, to analyze a mixer driven by sources at 1 MHz and 27 kHz over the first four harmonics of a **PWL** source and the first two harmonics of a **PULSE** source, the netlist syntax is:

```
V23 20 0 PWL(0 0 0.1e-6 2.0 0.5e-6 5.0 1.0e-6 0 R) TONE=1.0e6
```

```
V1 1 0 PULSE (0 5 0 5e-3 5e-3 27e-3 27.0e3) TONE=27.0e3
```

```
.HB TONES=(1.0e+6, 27.0e+3) MAXK=(4, 2)
```


9. The parameter **PWLFILE =file\_reference** refers to an external file containing the PWL data. Nexxim also supports the keyword **PWL\_FILE** in place of the keyword **PWLFILE**.

See *File References* in the Nexxim Netlist File Format topic for details.

The format of the PWL data file is:

```
t1 v1 [t2 v2 ...]
```

## Voltage Source, QAM Modulated



### QAM Modulated Voltage Source Netlist Form

The netlist format for a Quadrature-Amplitude modulated (QAM) voltage signal generator is:

```
Axxxx n+ n- [M=val] [FB=val] [D=val]
```

```
SEED=val [BITLIST=#bitlist] [BITFILE=file_reference]
```

```
[UPCHOICE=val] [UPFACTOR=val]
[V=val] [VO=val]
[ALPHA=val] [THETA=val] [TONE=val]
[FILTCHOICE=val] [NTAPS=val]
[ROLLOFF=val] [NORMALIZESCHEME=val] [BT=val]
[FC=val] [TD=val] [NOISEVEEC=[f1,psd1,... fn,psdn]]
```

**COMPONENT=qam\_iq\_source**

$n+$  and  $n-$  are the positive and negative nodes. The brackets shown in bold are required.

The entry **COMPONENT=qam\_iq\_source** is required.

The QAM modulated signal generator can be used as a source of data for Nexxim envelope analysis.

See *Nexxim Envelope Analysis* in the Circuit on-line help for details.

**Note:**

The QAM source supports only square constellations. Parameter **M** (number of constellation points) must be a power of 2.

**Table 26: QAM-Modulated Voltage Source Parameters**

Parameter	Description	Unit	Default
<b>M</b>	Number of points in constellation (2=binary, 4=quaternary) Must be a power of 2 (square constellation)	None	4
<b>D</b>	Spacing between constellation points	Volt	2
<b>SEED</b>	Integer seed for random pattern [Must be greater than 0.0]	None	None
<b>BITFILE</b>	Reference to external file with the bit values	None	None
<b>BITLIST</b>	Explicit list of bits to generate	None	None
<b>FB</b>	Data rate	Bits/Second	1.2288e6
<b>ALPHA</b>	Damping factor	Second <sup>-1</sup>	0.0
<b>THETA</b>	Phase delay	Degree	0.0
<b>TD</b>	Time delay to start of first waveform, and start of first repeat	Second	0.0



<b>V</b>	Output voltage	Volt	None
<b>VO</b>	Voltage offset	Volt	0.0
<b>UPCHOICE</b>	Upsampling technique. 1 = Zero insertion 0 = Sample repeat	None	1
<b>UPFACTOR</b>	Upsampling factor	None	10
<b>TONE</b>	Frequency to use for harmonic balance analysis. Should be the same as FC.	Hertz	0.0
<b>FC</b>	Carrier frequency	Hertz	1e9
<b>FILTCHOICE</b>	Low pass filter selector 1 = No filter 2 = Spectral raised cosine (SRC) 3 = Square root spectral raised cosine (SRRC) 4 = Rectangular (REC) 5 = Gaussian GAUSS)	None	1
<b>NTAPS</b>	Number of filter taps	None	31
<b>NORMALIZESCHEME</b>	Normalization method for tap coefficients (weights) 1 = No normalization 2 = Maximum sum (amplitude) of coefficients is 1 3 = L1 norm of coefficients is 1 4 = L2 norm of coefficients is 1	None	1
<b>ROLLOFF</b>	Controls the excess bandwidth parameter for SRC and SRRC filters (0 < ROLLOFF < 1)	None	0.35
<b>BT</b>	Bandwidth-time product, for FILTCHOICE=5 (GAUSS)	None	0.25
<b>NOISEVEC</b>	List of shot noise frequencies (f1...fn) and corresponding noise power spectral densities (psd1...psdn), in pairs.	Hertz, Volt <sup>2</sup> /Hertz	None

	The sequence of frequencies must be monotonically non-decreasing.		
--	---	--	--

**Note:** Units shown above are for users entering netlists directly. When using the UI to enter values, SI units are assumed unless specific units are shown. In particular, for angles, a unitless number entered into the Property value is interpreted as radians. Users are encouraged to enter explicit units (e.g., "45deg") if there is any uncertainty.

### PSK-Modulated Voltage Source Netlist Example

```
Aqamtest 23 53 BITFILE='C:/qamdatadirectory/qamdata.txt'
FC=2.5e9 COMPONENT=qam_iq_source
```


### Notes

1. When no **BITLIST** or **BITFILE** argument is supplied, the **QAM** voltage source generates a pseudorandom bit sequence, starting from a random seed value. When no **BITLIST** or **BITFILE** is present, the optional **SEED** can be used to control the bit sequence. The **SEED** must be an integer value (the maximum absolute value is the maximum size of integers on your system). Using the same **SEED** guarantees that the same sequence of bits is generated on each simulation.
2. When a **BITLIST** or **BITFILE** is supplied, the **QAM** source generates the specified sequence of 0 and 1 bits, and repeats the sequence until simulation terminates. When a **BITLIST** or **BITFILE** is present, any **SEED** value is ignored. If two or all three of **BITFILE**, **BITLIST**, and **SEED** are present, Nexxim uses the precedence order: **BITFILE > BITLIST > SEED**.
3. In all cases, the sequence of generated bits starts after the time delay given by **TD**, and continues until the stop time (tstop) of the transient analysis is reached.
4. The parameters **BITFILE =file\_reference** and **NOISEVEC =file\_reference** refer to external files containing the data.

See *File References* in the Nexxim Netlist File Format topic for details.

5. For harmonic balance analysis, the test tones must be submultiples or equal to the frequencies of the actual voltage or current inputs to the circuit. To ensure that the appropriate HB frequency is used with a **QAM** source, qualify the source by adding a **TONE =tone\_val** entry at the end of the instance statement. The *tone\_val* is then used in a subsequent HB statement.

## Voltage Source, Random Bit Generator



### Random Bit Generator Voltage Source Netlist Format

The format for a pseudorandom bit generator voltage source (V\_PRBS in the Component Manager) is:

```
VXXXX n+ n- [DC=val] RBG [=1] V1=val V2=val [TD=val] TRF=val
PW=val [SEED=val] [BITLIST=#bitlist] [BITFILE=file_reference]
[TONE=val] [SETDC=val]
```

$n+$  and  $n-$  are the positive and negative nodes.

#### Note:

1. The RBG=1 source is supported only for compatibility with earlier releases. New designs should use the ["Voltage Source, Digital Random Bit Generator"](#) on page 17-98 or the ["Voltage Source, Digital Random Bit Generator with Jitter"](#) on page 17-101.
2. The RBG source is a time-domain element, suitable primarily for transient analysis simulations. The RBG source can be used in harmonic balance analysis only when a BITLIST is given. See ["Using the RBG Source in Harmonic Balance."](#) on page 17-97 for details.
3. The BITLIST argument is ignored when a *file\_reference* is supplied via the BITFILE argument.

**Table 27: VRBG Voltage Source Parameters**

Parameter	Description	Unit	Default
<b>RBG</b>	Random bit generator keyword. Can also be specified as RBG=1	None	1
<b>BITFILE</b>	Reference to external file with the bit values	None	None

<b>BITLIST</b>	Explicit list of bits to generate	None	None
<b>DC</b>	DC voltage	Volt	0.0
<b>PW</b>	Pulse width (V2 hold time) [Must be greater than 0.0]	Second	0.5e-9
<b>SEED</b>	Integer seed for random pattern	None	None
<b>SETDC</b>	Sets the t=0 voltage level	Volt	None
<b>TD</b>	(Positive) delay time to start of upramp [Must be greater than 0.0]	Second	0.0
<b>TONE</b>	Frequency to use for harmonic balance analysis, should be a submultiple of or equal to the driving frequency and should also be included in the HB solution setup	Hertz	Calculated
<b>TRF</b>	Rise time from V1 to V2 and fall time from V2 to V1 [Must be greater than 0.0]	Second	0.5e-9
<b>V1</b>	Initial voltage value	Volt	0.0
<b>V2</b>	Pulsed voltage value	Volt	1.0

**Note:** Units shown above are for users entering netlists directly. When using the UI to enter values, SI units are assumed unless specific units are shown. In particular, for angles, a unitless number entered into the Property value is interpreted as radians. Users are encouraged to enter explicit units (e.g., "45deg") if there is any uncertainty.

### Bit Generator Voltage Source Netlist Examples

```
V23 23 33 RBG V1=0 V2=1.5 TD=1ns TRF=0.5ns PW=1.5ns
```

```
V43 43 53 RBG V1=0 V2=1.5 TD=1ns TRF=0.5ns PW=1.5ns SEED=1023
```

```
V83 83 93 RBG V1=0 V2=1.5 TD=1ns TRF=0.5ns PW=1.5ns
```

```
+ BITLIST=#111100001010110010010110
```

In the first example (V23), a random bit sequence is generated, starting from a random seed.

In the second example (V43), the random bit sequence starts on the given **SEED**, and is the same each time the simulation is run. In the third example, (V83), the bit sequence specified by the **BITLIST** parameter is generated.

### Notes

1. The RBG=1 source is supported only for compatibility with earlier releases. New designs should use the ["Voltage Source, Digital Random Bit Generator"](#) on page 17-98 or the ["Voltage Source, Digital Random Bit Generator with Jitter"](#) on page 17-101.

2. The RBG source is a time-domain element, suitable primarily for transient analysis simulations. The RBG source can be used in harmonic balance analysis only when a BITLIST is given. See "[Using the RBG Source in Harmonic Balance.](#)" below for details.
3. The BITLIST argument is ignored when a *file\_reference* is supplied via the BITFILE argument.
4. When no **BITLIST** or **BITFILE** argument is supplied, the **RBG** voltage source generates a pseudorandom bit sequence, starting from a random seed value. When no **BITLIST** or **BITFILE** is present, the optional **SEED** can be used to control the bit sequence. The **SEED** must be an integer value (the maximum absolute value is the maximum size of integers on your system). Using the same **SEED** guarantees that the same sequence of bits is generated on each simulation.
5. When a **BITLIST** or **BITFILE** is supplied, the **RBG** source generates the specified sequence of 0 and 1 bits, and repeats the sequence until simulation terminates. When a **BITLIST** or **BITFILE** is present, any **SEED** value is ignored.
6. In all cases, the sequence of generated bits starts after the time delay given by **TD**, and continues until the stop time (tstop) of the transient analysis is reached. Each bit changes state with rise or fall time given by **TRF** and has the pulse width given by **PW**
7. If **TD** is negative, an error occurs and the source is ignored.
8. If **TRF** is negative or zero, an error occurs and the source is ignored.
9. If **PW** is negative or zero, an error occurs and the source is ignored.
10. DC Analysis Parameter. The **DC** parameter specifies the DC magnitude to be applied during a DC operating point analysis. The **DC** value should be the same as the initial voltage value **V1** (**DC** is made equal to **V1** if they are not equal initially).
11. The parameter **BITFILE =file\_reference** refers to an external file containing the bit data.

See *File References* in the Nexxim Netlist File Format topic for details.

The format of the VRBG data file is:

```
#bitlist
```

Where *bitlist* is a sequence of 1's and 0's without any whitespace.


## 12. Using the RBG Source in Harmonic Balance.

The RBG source is primarily a time-domain element, best simulated with a time-domain tool such as transient analysis. The RBG source can be used with harmonic balance analysis only when an explicit **BITLIST** is provided. For harmonic balance analysis, one test tone must be a submultiple or equal to the bit-frequency of the voltage source. To ensure that the appropriate HB frequency is used with a **RBG** source, qualify the source by adding a **TONE =frequency** entry at the end of the instance statement. That *frequency* also appears as an argument in the **.HB** statement.

The bit-frequency for HB analysis is calculated as:

$$1/[(PWL + TRF) \times (\text{size of BITLIST})]$$

## Voltage Source, Digital Random Bit Generator



### Digital Random Bit Generator Voltage Source Netlist Format

The format for a pseudorandom digital bit generator voltage source is:

```
VXXXX n+ n- RBG=2 VLO=val VHI=val [VTH=val] [TD=val]
```

```
TR=val TF=val BITWIDTH=val [SEED=val] [DCD=val]
[BITLIST=#bitlist] [BITFILE=file_reference] [TONE=val]
```

$n+$  and  $n-$  are the positive and negative nodes.

**Table 28: Digital VRBG Voltage Source Parameters**

Parameter	Description	Unit	Default
<b>RBG</b>	Random bit generator keyword. Must be specified as <b>RBG=2</b> to select the digital RBG voltage source.	None	1 (RBG source)
<b>BITFILE</b>	Reference to external file with the bit values	None	None
<b>BITLIST</b>	Explicit list of bits to generate	None	None
<b>BITWIDTH</b>	Duration of bit at the level of $V_{th}$ [Must be greater than 0.0]	Second	1.0e-9
<b>DCD</b>	Duty cycle distortion (Fraction of BITWIDTH, $0 < DCD < 1$ )	None	0
<b>SEED</b>	Integer seed for random bit pattern	None	None
<b>TD</b>	(Positive) delay time to start of bitstream [Must be greater than or equal to 0.0]	Second	0.0
<b>TONE</b>	Frequency to use for harmonic balance analysis, should	Hertz	Calculated

	be a submultiple of or equal to the driving frequency and should also be included in the HB solution setup		
<b>TR</b>	Risetime from VLO to VHI [Must be greater than 0.0]	Second	Calculated
<b>TF</b>	Falltime from VHI to VLO [Must be greater than 0.0]	Second	Calculated
<b>VLO</b>	Logic LOW voltage value	Volt	0.0
<b>VHI</b>	Logic HIGH voltage value	Volt	1.0
<b>VTH</b>	Threshold voltage at which BITWIDTH is measured, also initial voltage	Volt	(VHI +VLO)/2

**Note:** Units shown above are for users entering netlists directly. When using the UI to enter values, SI units are assumed unless specific units are shown. In particular, for angles, a unitless number entered into the Property value is interpreted as radians. Users are encouraged to enter explicit units (e.g., "45deg") if there is any uncertainty.

### Digital Bit Generator Voltage Source Netlist Examples

```
V23 23 33 RBG=2 VLO=0 VHI=3
```

```
V43 43 53 RBG=2 VLO=0 VHI=3 SEED=1023
```

In the first example (V23), a random bit sequence is generated starting from an internally-generated (pseudorandom) seed.

In the second example (V43), the random bit sequence starts on the given **SEED**, and is the same each time the simulation is run.


### Notes

1. The RBG source is a time-domain element, suitable primarily for transient analysis simulations. The RBG source can be used in harmonic balance analysis only when a BITLIST is given. See ["Using the Digital RBG Source in Harmonic Balance"](#) on the next page for details.
2. The BITLIST argument is ignored when a *file\_reference* is supplied via the BITFILE argument.
3. When no **BITLIST** or **BITFILE** argument is supplied, the **RBG** voltage source generates a pseudorandom bit sequence, starting from a random seed value. When no **BITLIST** or **BITFILE** is present, the optional **SEED** can be used to control the bit sequence. The **SEED** must be an integer value (the maximum absolute value is the maximum size of integers on your system). Using the same **SEED** guarantees that the same sequence of bits is generated on each simulation.
4. When a **BITLIST** or **BITFILE** is supplied, the **RBG** source generates the specified sequence of 0 and 1 bits, and repeats the sequence until simulation terminates. When a **BITLIST** or **BITFILE** is present, any **SEED** value is ignored.

5. In all cases, the sequence of generated bits starts after the time delay given by **TD**, and continues until the stop time ( $t_{stop}$ ) of the transient analysis is reached. Each bit changes state with rise and fall times given by **TR** and **TF**, and bit duration given by **BITWIDTH**, measured at the threshold voltage level, **VTH**.

6. The following figure illustrates the RBG operation for a source defined as:

```
V23 Port1 0 RBG=2 VLO=1 VHI=3 VTH=2 TD=0.5 TR=0.5 TF=1
+ BITWIDTH=3 BITLIST=#101
```



7. If **TD** is negative, an error occurs and the source is ignored.
8. If both **TR** and **TF** are omitted, **TF** and **TR** are set to **BITWIDTH** / 10.
9. If **TR** is given and **TF** omitted, **TF** is set equal to **TR**.
10. If **TF** is given and **TR** omitted, **TR** is set equal to **TF**.
11. If **TR** or **TF** is negative or zero, an error occurs and the source is ignored.
12. If **PW** is negative or zero, an error occurs and the source is ignored.
13. Using an External File

The parameter **BITFILE** = *file\_reference* refers to an external file containing the bit data.

See *File References* in the Nexxim Netlist File Format topic for details.

The format of the VRBG data file is:

```
#bitlist
```

Where *bitlist* is a sequence of 1's and 0's without any whitespace.

#### 14. Using the Digital RBG Source in Harmonic Balance




The Digital RBG is primarily a time-domain element, best simulated with a time-domain tool such as transient analysis. The RBG source can be used with harmonic balance analysis only when an explicit **BITLIST** is provided. For harmonic balance analysis, one test tone must be a submultiple or equal to the bit-frequency of the voltage source. To ensure that the appropriate HB frequency is used with a Digital **RBG** source, qualify the source by adding a **TONE =frequency** entry at the end of the instance statement. That *frequency* also appears as an argument in the **.HB** statement.

The bit-frequency for HB analysis is calculated as:

$$1/[\text{BITWIDTH} \times (\text{number of bits in BITLIST})]$$

## Voltage Source, Digital Random Bit Generator with Jitter



### Random Bit Generator Voltage Source with Jitter Netlist Format

The format for a pseudorandom bit generator voltage source with user-definable jitter is:

```
VXXXX n+ n- RBG=3 [VTH=val] [TD=val] [ROUT=val]
[VLO=val] [VLOJITTER=val] [MAXVLO=val] [MINVLO=val]
[SEEDVLO=val]
[VHI=val] [VHIJITTER=val] [MAXVHI=val] [MINVHI=val]
[SEEDVHI=val]
[BITWIDTH=val] JITTER=val [JITTER_REPEAT=val] [MAXJITTER=val]
[SEED=val] [SEED2=val]
[TR=val] [TRJITTER=val] [MAXTR=val] [MINTR=val] [SEEDTR=val]
[TF=val] [TFJITTER=val] [MAXTF=val] [MINTF=val] [SEEDTF=val]
[BITLIST=#bitlist] [BITFILE=file_reference]
[TAPS=[list_of_taps]] [DCD=val]
[TONE=val] [M=val]
```

*n+* and *n-* are the positive and negative nodes.

**Table 29: VRBG Voltage Source with Jitter Parameters**

Parameter	Description	Unit	Default
<b>RBG</b>	Random bit generator keyword. Must be specified as <b>RBG=3</b> to select the RBG voltage source with jitter.	None	1 (RBG source without jitter)
<b>BITFILE</b>	Reference to external file with the bit values	None	None
<b>BITLIST</b>	Explicit list of bits to generate	None	None
<b>BITWIDTH</b>	Duration of bit at the level of Vth [Must be greater than 0.0]	Second	1.0e-9
<b>DCD</b>	Duty cycle distortion (Fraction of BITWIDTH, $0 < DCD < 1$ )	None	0
<b>M</b>	Multiplier for parallel sources	None	1.0
<b>MAXJITTER</b>	Maximum absolute jitter deviation	Second	Calculated
<b>MAXTF</b>	Maximum value of TF	Volt	Calculated
<b>MAXTR</b>	Maximum value of TR	Volt	Calculated
<b>MINTF</b>	Minimum value of TF	Volt	Calculated
<b>MINTR</b>	Minimum value of TR	Volt	Calculated
<b>MAXVHI</b>	Maximum value of VHI	Volt	Calculated
<b>MAXVLO</b>	Maximum value of VLO	Volt	Calculated
<b>MINVHI</b>	Minimum value of VHI	Volt	Calculated
<b>MINVLO</b>	Minimum value of VLO	Volt	Calculated
<b>JITTER</b>	Standard deviation ( $\sigma$ ) for distribution of jitter in bit width. Maximum displacement is $\pm 3\sigma$ .	Second	0.0
<b>JITTER_REPEAT</b>	1 = Use same jitter data on each repeat of BITLIST Otherwise: Random jitter throughout transient	None	0
<b>ROUT</b>	Source output resistance	Ohm	0.0
<b>SEED</b>	Integer seed for random bit pattern	None	None
<b>SEED2</b>	Integer seed for random jitter in bit width	None	None
<b>SEEDTR</b>	Seed for random jitter in TR	None	None
<b>SEEDTF</b>	Seed for random jitter in TF	None	None
<b>SEEDVHI</b>	Seed for random jitter in VHI	None	None
<b>SEEDVLO</b>	Seed for random jitter in VLO	None	None

<b>TAPS</b>	Arrayed list of taps for a linear feedback shift register to be used as the bit source instead of <b>BITLIST</b> . The <i>list_of_taps</i> lists the feedback stages inside brackets and using spaces or commas as separators. The first tap number specifies the number of stages in the device. Subsequent taps must be entered in descending numerical order.	None	None
<b>TD</b>	(Positive) delay time to start of bit stream [Must be greater than or equal to 0.0]	Second	0.0
<b>TF</b>	Fall time from VHI to VLO [Must be greater than 0.0]	Second	Calculated
<b>TFJITTER</b>	Standard deviation of Gaussian distribution of jitter in VLO	Second	0.0
<b>TONE</b>	Frequency to use for harmonic balance analysis, should be a submultiple of or equal to the driving frequency and should also be included in the HB solution setup	Hertz	Calculated
<b>TR</b>	Rise time from VLO to VHI [Must be greater than 0.0]	Second	Calculated
<b>TRJITTER</b>	Standard deviation of Gaussian distribution of jitter in TR	Second	0.0
<b>VLO</b>	Logic LOW voltage value	Volt	0.0
<b>VLOJITTER</b>	Standard deviation of Gaussian distribution of jitter in VLO	Second	0.0
<b>VHI</b>	Logic HIGH voltage value	Volt	1.0
<b>VHIJITTER</b>	Standard deviation of Gaussian distribution of jitter in VHI	Second	0.0
<b>VTH</b>	Threshold voltage at which BITWIDTH is measured, also initial voltage	Volt	$(VHI + VLO)/2$

**Note:** Units shown above are for users entering netlists directly. When using the UI to enter values, SI units are assumed unless specific units are shown. In particular, for angles, a unitless number entered into the Property value is interpreted as radians. Users are encouraged to enter explicit units (e.g., "45deg") if there is any uncertainty.

### Bit Generator Voltage Source with Jitter Netlist Examples

```
V23 23 33 RBG=3 VLO=0 VHI=3 JITTER=1
```

```
V43 43 53 RBG=3 VLO=0 VHI=3 JITTER=1 SEED2=1023
```

In the first example (V23), a random bit sequence is generated with random jitter starting from an internally-generated (pseudorandom) seed.


In the second example (V43), the random jitter starts on the given **SEED2**, and is the same each time the simulation is run.

### Notes

1. The RBG source is a time-domain element, suitable primarily for transient analysis simulations. The RBG source can be used in harmonic balance analysis only when a BITLIST is given. See "[Using the RBG Source with Jitter in Harmonic Balance](#)" on the facing page for details.
2. The BITLIST argument is ignored when a *file\_reference* is supplied via the BITFILE argument.
3. When no **BITLIST**, **BITFILE**, or **TAPS** entry is supplied, the **RBG** voltage source generates a pseudorandom bit sequence, starting from a random seed value. When no **BITLIST** or **BITFILE** is present, the optional **SEED** can be used to control the bit sequence. The **SEED** must be an integer value (the maximum absolute value is the maximum size of integers on your system). Using the same **SEED** guarantees that the same sequence of bits is generated on each simulation.
4. When a **BITLIST**, **BITFILE**, or **TAPS** is supplied, the **RBG** source generates the specified sequence of 0 and 1 bits, and repeats the sequence until simulation terminates. When a **BITLIST**, **BITFILE**, or **TAPS** is present, any **SEED** value is ignored.
5. In all cases, the sequence of generated bits starts after the time delay given by **TD**, and continues until the stop time (tstop) of the transient analysis is reached. Each bit changes state with rise and fall times given by **TR** and **TF**, and bit duration given by **BITWIDTH**, measured at the threshold voltage level, **VTH**.
6. When **JITTER\_REPEAT** is set to 1 and a **BITLIST** is supplied, Nexxim calculates random jitter data for **BITWIDTH**, **VHI**, **VLO**, **TR**, and **TF** on the first iteration of **BITLIST**, then uses the same sets of jitter data on each subsequent repeat of **BITLIST**. This results in a periodic signal suitable for harmonic balance analysis.
7. The following figure illustrates the RBG operation for a source defined as:

```
V23 Port1 0 RBG=3 VLO=1 VHI=3 VTH=2 TD=0.5 TR=0.5 TF=1  
BITWIDTH=3  
BITLIST=#101
```

.



8. If **TD** is negative, an error occurs and the source is ignored.
9. If both **TR** and **TF** are omitted, **TF** and **TR** are set to **BITWIDTH** /10.
10. If **TR** is given and **TF** omitted, **TF** is set equal to **TR**.
11. If **TF** is given and **TR** omitted, **TR** is set equal to **TF**.
12. If **TR** or **TF** is negative or zero, an error occurs and the source is ignored.
13. If **BITWIDTH** is negative or zero, an error occurs and the source is ignored.
14. The **JITTER** parameter controls the random variations in bit width generated for the bit stream. The optional **SEED2** can be used to control the bit sequence. The **SEED2** must be an integer value (the maximum absolute value is the maximum size of integers on your system). Using the same **SEED2** guarantees that the same sequence of jitter variations is generated on each simulation.
15. **Using an External File**

The parameter **BITFILE** =*file\_reference* refers to an external file containing the bit data.

See *File References* in the Nexxim Netlist File Format topic for details.

The format of the VRBG data file is:

```
#bitlist
```

Where bitlist is a sequence of 1's and 0's without any whitespace.

## 16. Using the RBG Source with Jitter in Harmonic Balance


The RBG with jitter is primarily a time-domain element, best simulated with a time-domain tool such as transient analysis. The RBG source can be used with harmonic balance analysis only when an explicit **BITLIST** is provided. For harmonic balance analysis, one test tone must be a submultiple or equal to the bit-frequency of the voltage source. To ensure that the appropriate HB frequency is used with a **RBG** source, qualify the source by adding a **TONE**

=*frequency* entry at the end of the instance statement. That *frequency* also appears as an argument in the **.HB** statement.

The bit-frequency for HB analysis is calculated as:

$$1/[\text{BITWIDTH} \times (\text{number of bits in BITLIST})]$$

## Voltage Source, Gaussian Pulse TDR



The Gaussian pulse source is an independent voltage source, defined by rise time and delay time:

$$V(t) = V_{peak} \times e^{-\left\{ (t - t_{delay}) \times \frac{2 \times 0.900625}{t_{rise}} \right\}^2}$$

A Gaussian pulse can be used as a Time Domain Reflectometry (TDR) signal source to find the impedance profile of a device under test (DUT). A Gaussian pulse is preferred over a pulse step response as the latter has aberrations such as overshoot and non-flatness, which makes interpreting the reflected signal harder as the aberrations maybe interpreted as DUT imperfections. Hence, a Gaussian pulse is preferred because it is band limited, does not contain any aberrations, and its integral is well defined.

The Gaussian pulse source is available in the **Schematic Editor**. It is implemented via a **.SUBCKT** instance and has no netlist form. View the component definition to access the **.SUBCKT** definition.

**Table 32: Gaussian Pulse Voltage Source Parameters**


Parameter	Description	Unit	Default
$t_{rise}$	Rise time of the Gaussian pulse	Second	<b>2ns</b>
$t_{delay}$	Delay time relative to the simulation start time	Second	<b>2 × <math>t_{rise}</math></b>

$V_{peak}$	Peak voltage of the Gaussian pulse	Volt	1V
------------	------------------------------------	------	----

### Gaussian Pulse Voltage Source Example

This graph shows the plot of a Gaussian pulse signal with default values:


$$t_{rise} = 2ns, t_{delay} = 4ns, V_{peak} = 1V$$



**Note:** For an accurate solution, set the transient step time to much smaller than the pulse's rise time, at least:

$$t_{step} < 0.01 \times t_{rise}$$

## Voltage Source, Gaussian Random Bit Generator with Jitter



### Gaussian Random Bit Generator Voltage Source with Jitter Netlist Format

The format for a pseudorandom bit generator voltage source with user-definable jitter and Gaussian rising and falling edges is:

```
VXXXX n+ n- RBG=4 [VTH=val] [TD=val] [ROUT=val]
[VLO=val] [VHI=val]
[BITWIDTH=val] JITTER=val [JITTER_REPEAT=val] [MAXJITTER=val]
[SEED=val] [SEED2=val] [T3=val] [T4=val]
[BITLIST=#bitlist] [BITFILE=file_reference]
[TAPS=[list_of_taps]]
[TONE=val] [M=val]
```

$n+$  and  $n-$  are the positive and negative nodes.

**Table 30: Gaussian RBG Voltage Source with Jitter Parameters**

Parameter	Description	Unit	Default
<b>RBG</b>	Random bit generator keyword. Must be specified as <b>RBG=4</b> to select the Gaussian RBG voltage source with jitter.	None	None
<b>BITFILE</b>	Reference to external file with the bit values	None	None
<b>BITLIST</b>	Explicit list of bits to generate	None	None
<b>BITWIDTH</b>	Duration of bit at the level of $V_{th}$ [Must be greater than 0.0]	Second	1.0e-9
<b>M</b>	Multiplier for parallel sources	None	1.0
<b>MAXJITTER</b>	Maximum absolute jitter deviation	Second	Calculated
<b>JITTER</b>	Standard deviation ( $\sigma$ ) for distribution of jitter in bit width. Maximum displacement is $\pm 3\sigma$ .	Second	0.0



<b>JITTER_REPEAT</b>	1 = Use same jitter data on each repeat of BITLIST Otherwise: Random jitter throughout transient	None	0
<b>ROUT</b>	Source output resistance	Ohm	0.0
<b>SEED</b>	Integer seed for random bit pattern	None	None
<b>SEED2</b>	Integer seed for random jitter in bit width	None	None
<b>TAPS</b>	Arrayed list of taps for a linear feedback shift register to be used as the bit source instead of <b>BITLIST</b> . The <i>list_of_taps</i> lists the feedback stages inside brackets and using spaces or commas as separators. The first tap number specifies the number of stages in the device. Subsequent taps must be entered in descending numerical order.	None	None
<b>TD</b>	(Positive) delay time to start of bitstream [Must be greater than or equal to 0.0]	Second	0.0
<b>T3</b>	Half the time for the pulse to rise from 25% to 75% of maximum	Second	BITWIDTH/10
<b>T4</b>	Half the time for the pulse to fall from 75% to 25% of maximum	Second	T3
<b>TONE</b>	Frequency to use for harmonic balance analysis, should be a submultiple of or equal to the driving frequency and should also be included in the HB solution setup	Hertz	Calculated
<b>VLO</b>	Logic LOW voltage value	Volt	0.0
<b>VHI</b>	Logic HIGH voltage value	Volt	1.0
<b>VTH</b>	Threshold voltage at which BITWIDTH is measured, also initial voltage	Volt	(VHI + VLO)/2

**Note:** Units shown above are for users entering netlists directly. When using the UI to enter values, SI units are assumed unless specific units are shown. In particular, for angles, a unitless number entered into the Property value is interpreted as radians. Users are encouraged to enter explicit units (e.g., "45deg") if there is any uncertainty.

### Bit Generator Voltage Source with Jitter Netlist Examples

```
V23 23 33 RBG=3 VLO=0 VHI=3 JITTER=1
```

```
V43 43 53 RBG=3 VLO=0 VHI=3 JITTER=1 SEED2=1023
```

In the first example (V23), a random bit sequence is generated with random jitter starting from an internally-generated (pseudorandom) seed.

In the second example (V43), the random jitter starts on the given SEED2, and is the same each time the simulation is run.

## Notes

1. The RBG source is a time-domain element, suitable primarily for transient analysis simulations. The RBG source can be used in harmonic balance analysis only when a BITLIST is given. See ["Using the Gaussian RBG Source with Jitter in Harmonic Balance"](#) on the facing page for details.
2. The BITLIST argument is ignored when a *file\_reference* is supplied via the BITFILE argument.
3. **Setting 10-90 and 20-80 Rise Times**


Parameter T3 sets the 25-75 rise/fall time, Trise(25-75).

- For a 10-90 rise time, set T3 to Trise(10-90)/3.62
- For a 20-80 rise time, set T3 to Trise(20-80)/2.38

For example, to specify a Trise(10-90) of 36.2ps, set T3 to  $36.2/3.62=10$ ps. Similarly, to set a Trise(20-80) of 47.6ps, set T3 to  $47.6/2.38=20$ ps.

4. When no **BITLIST**, **BITFILE**, or **TAPS** entry is supplied, the RBG voltage source generates a pseudorandom bit sequence, starting from a random seed value. When no BITLIST or BITFILE is present, the optional SEED can be used to control the bit sequence. The SEED must be an integer value (the maximum absolute value is the maximum size of integers on your system). Using the same SEED guarantees that the same sequence of bits is generated on each simulation.
5. When a **BITLIST**, **BITFILE**, or **TAPS** is supplied, the **RBG** source generates the specified sequence of 0 and 1 bits, and repeats the sequence until simulation terminates. When a **BITLIST**, **BITFILE**, or **TAPS** is present, any **SEED** value is ignored.
6. In all cases, the sequence of generated bits starts after the time delay given by **TD**, and continues until the stop time (tstop) of the transient analysis is reached. Each bit changes state with rise and fall times given by **TR** and **TF**, and bit duration given by **BITWIDTH**, measured at the threshold voltage level, **VTH**.
7. When **JITTER\_REPEAT** is set to 1 and a **BITLIST** is supplied, Nexxim calculates random jitter data for **BITWIDTH** on the first iteration of **BITLIST**, then uses the same set of jitter data on each subsequent repeat of **BITLIST**. This results in a periodic signal suitable for harmonic balance analysis.
8. The following figure illustrates the RBG operation for a source defined as:

```
V23 Port1 0 RBG=4 VLO=1 VHI=3 VTH=2 TD=0.5 TR=0.5 TF=1
+ BITWIDTH=3 BITLIST=#101
```



9. If **TD** is negative, an error occurs and the source is ignored.
10. If **T3** is omitted, **T3** is set to **BITWIDTH** /10.
11. If **T3** is negative or zero, an error occurs and the source is ignored.
12. If **BITWIDTH** is negative or zero, an error occurs and the source is ignored.
13. The **JITTER** parameter controls the random variations in bitwidth generated for the bitstream. The optional **SEED2** can be used to control the bit sequence. The **SEED2** must be an integer value (the maximum absolute value is the maximum size of integers on your system). Using the same **SEED2** guarantees that the same sequence of jitter variations is generated on each simulation.
14. **Using an External File**

The parameter **BITFILE** =*file\_reference* refers to an external file containing the bit data.

See File References in the Nexxim Netlist File Format topic for details.

The format of the VRBG data file is:

```
#bitlist
```

Where bitlist is a sequence of 1's and 0's without any whitespace.


#### 15. Using the Gaussian RBG Source with Jitter in Harmonic Balance

The Gaussian RBG with jitter is primarily a time-domain element, best simulated with a time-domain tool such as transient analysis. The RBG source can be used with harmonic balance analysis only when an explicit **BITLIST** is provided. For harmonic balance analysis, one test tone must be a submultiple or equal to the bit-frequency of the voltage source. To ensure that the appropriate HB frequency is used with a **RBG** source, qualify the source by adding a **STONE** =*frequency* entry at the end of the instance statement. That *frequency* also appears as an argument in the **.HB** statement.

The bit-frequency for HB analysis is calculated as:

$$1/[\text{BITWIDTH} \times (\text{size of BITLIST})]$$

## Voltage Source, Sinusoidal



### Sinusoidal Voltage Source Netlist Form

The format for a damped sinusoidal voltage source is:

```
Vxxxx n+ n- [DC=val] SIN (vo va [freq [td [alpha [theta]]]]) )
```

```
[ACacmag acphase] [TONE=tone_val]  
[NOISEVEC=[f1,psd1,... fn,psdn]]
```

$n+$  and  $n-$  are the positive and negative nodes. The parameters after the **SIN** keyword must be enclosed in parentheses. These six parameters are positional, and must be entered in the order given. To guarantee that a given parameter is interpreted correctly, all parameters to the left of it must be present.

**Table 31: Sinusoidal Voltage Source Parameters**

Parameter	Description	Unit	Default
<b>DC</b>	DC voltage	Volt	0.0
<i>vo</i>	Voltage offset from zero volts	Volt	0.0
<i>va</i>	Voltage amplitude	Volt	0.0
<i>freq</i>	Frequency	Hertz	1.0

<i>td</i>	Delay to start of sine wave	Second	0.0
<i>alpha</i>	Damping factor	Second <sup>1</sup>	0.0
<i>theta</i>	Phase delay	Degree	0.0
<i>acmag</i>	Magnitude for AC analysis	Volt	1.0
<i>acphase</i>	Phase for AC analysis	Degree	0.0
<b>TONE</b>	Frequency to use for harmonic balance analysis, should be a submultiple of or equal to the driving frequency and should also be included in the HB solution setup	Hertz	0.0
<b>NOISEVEC</b>	List of shot noise frequencies (f1...fn) and corresponding noise power spectral densities (psd1...psdn), in pairs.  The sequence of frequencies must be monotonically non-decreasing.	Hertz, Volt <sup>2</sup> /Hertz	None

**Note:** Units shown above are for users entering netlists directly. When using the UI to enter values, SI units are assumed unless specific units are shown. In particular, for angles, a unitless number entered into the Property value is interpreted as radians. Users are encouraged to enter explicit units (e.g., "45deg") if there is any uncertainty.




### Sinusoidal Voltage Source Netlist Example

```
V23 15 21 DC=3 SIN (0 1 100e+3 1e-12 1e-4 20)
```

### Notes

1. The **AC** parameter specifies the AC magnitude and phase to be applied during a small-signal AC analysis. The default for *acmag* is 1 Volt, the default for *acphase* is 0 degrees.
2. The *vo* parameter overrides the **DC** parameter in all analyses except DC analysis.

3. The following figures show sinusoidal outputs with time delay, phase delay, and damping.



4. For harmonic balance (HB) analysis, the test tones must be submultiples or equal to the frequencies of the actual voltage or current inputs to the circuit. To ensure that the appropriate HB frequency is used with a **SIN**, **PWL**, or **PULSE** source, qualify the source by adding a **TONE=tone\_val** parameter at the end of the instance statement. The *tone\_val* is then used in a subsequent HB statement.
5. The **TONE** parameter is needed with a **SIN** voltage or current source only when the driving frequency of the source differs on the frequency at which the harmonic balance is to run. For example, to analyze a circuit driven by a single 1-KHz AC voltage source using harmonic balance at a test tone of 1 KHz over the first 31 harmonics, the netlist is:

```
V1 1 0 SIN(0 5.0 1000 0 0)
```


```
.HB TONES=1000 MAXK=31
```

However, to specify a 1000-Hz tone for harmonic balance while driving the circuit with a 2000-Hz sinusoidal voltage, the voltage source statement should include the **TONE** specification:

```
V1 1 0 SIN(0 5.0 2000 0 0) TONE=1000
```

```
.HB TONES=1000 MAXK=31
```

## Voltage Source, AM (Netlist Only)



### AM Voltage Source Netlist Format

The netlist format for amplitude-modulated, time-varying (AM) voltage source is:

```
Vxxxx n+ n- AM (sa oc fm fc [td])
```

$n+$  is the positive node and  $n-$  is the negative node of the voltage source. Parameters in parentheses are positional. The first four parameters must be present in the order given.

#### Note:

The AM voltage source is available for use in netlists, but is not supported in the Components window of the **Schematic Editor**.

**Table 32: AM Voltage Source Parameters**

Parameter	Description	Unit	Default
<i>sa</i>	Signal amplitude	Volt	0.0

<i>oc</i>	Offset constant applied to the modulation amplitude	None	0.0
<i>fm</i>	Modulation frequency	Hertz	1/TSTOP
<i>fc</i>	Carrier frequency	Hertz	0.0
<i>td</i>	Propagation delay before the start of the signal	Second	0.0

### AM Voltage Source Netlist Example

```

* AM Voltage Source netlist example
* To visualize the interaction of sa (signal amplitude)
* and oc (offset constant)
* swap the next two lines by moving the comment mark (*),
* analyze, create reports

* V1 1 0 AM (80 0 5e6 1e9 0)
  V1 1 0 AM (20 4 5e6 1e9 0)

R1 1 0 1

.TRAN 1e-10 1e-6

.PRINT tran V(1)

.END


```

### Notes

1. The AM voltage source output is calculated as follows:

$$\text{output} = sa \times \{oc + \sin[2\pi \times fm \times (\text{time} - td)]\} \times \sin[2\pi \times fc \times (\text{time} - td)]$$

### Voltage Source, Exponential (Netlist Only)





## Exponential Voltage Source Netlist Format

The format for specifying an exponential current source is:

```
Vxxxx n+ n- EXP (v1 v2 [td1 [td2 [t1 [t2]]]])
```

$n+$  is the positive node and  $n-$  is the negative node of the voltage source. Parameters in parentheses are positional. The first two ( $v1$  and  $v2$ ) are required. The remainder ( $td1$ ,  $td2$ ,  $t1$ , and  $t2$ ) can be omitted, but the parameters must be entered in the order given. To guarantee that a given parameter is interpreted correctly, all parameters to the left of it must be present.

### Note:

The exponential voltage source is available for use in netlists, but is not supported in the Components window of the **Electronics Desktop Schematic Editor**.

**Table 33: Exponential Voltage Source Parameters**

Parameter	Description	Unit	Default
$v1$	Initial voltage value	Volt	0.0
$v2$	Maximum voltage value	Volt	0.0
$td1$	(Positive) delay time to start of exponential rise	Second	0.0
$td2$	Delay time to start of exponential fall	Second	$td1 + TSTEP$ ( <i>step</i> argument on the TRAN statement)
$t1$	Rise time constant	Second	TSTEP
$t2$	Fall time constant	Second	TSTEP

## Exponential Voltage Source Netlist Example

```
.TITLE VEXP TEST
V1 1 0 EXP(-4 -1 5ns 30ns 80ns 40ns)
R1 1 0 1
.TRAN 0.5ns 200ns
.PRINT V(1)
.END
```

## Notes

1. The  $td2$ ,  $t1$ , and  $t2$  parameters take their default values on the *step* argument on the transient analysis TRAN statement. Therefore, when a circuit containing an exponential voltage source is to be analyzed with a tool other than transient analysis, the  $td2$ ,  $t1$ , and  $t2$  parameters must be given explicit values.
2. The exponential voltage source exhibits an 'overshoot' when the first time period is small relative to the first decay constant.
3. Exponential Voltage Source Equations:

From time = 0 to time =  $td1$ :

Output =  $v1$


From time= $td1$  to time =  $td2$ :

Output =  $v1 + (v2 - v1) \times (1.0 - \text{EXP}[-(\text{time} - td1) / t1])$


From time =  $td2$  to time =  $tstop$ :

Output =  $v1 + (v2-v1) \times (1.0 - \text{EXP}[-(\text{time}-td1) / t1]) - (v2 - v1) \times (1.0 - \text{EXP}[-(\text{time}-td2) / t2])$

4. Here is the resulting waveform:



## Voltage Source, Piecewise Linear, MSINC and ASPEC Compatible (Netlist Only)



### Piecewise Linear Voltage Source Netlist Form

#### Note:

The MSINC- and ASPEC-compatible syntax for the piecewise linear current source is available for use in netlists, but is not supported in the Components window of the **Electronics Desktop Schematic Editor**. It is provided to support third-party netlists.

The MSINC and ASPEC compatible netlist format for a piecewise linear current source is:

```
Vxxxx n+ n- PL [ ( ) v1 t1 [ v2 t2... vN tN ]
```

```
[ R= [repeattime] ] [ TD=delay ] [ ] ]
```

$n+$  and  $n-$  are the positive and negative nodes. The parentheses around the parameters after the **PL** keyword are optional. The first value-time pair ( $v1 t1$ ) is required, while subsequent pairs are optional.

**Table 34: Piecewise Linear Voltage Source Parameters**

Parameter	Description	Unit	Default
$t1 \dots tN$	Timepoints	Second	0.0
$v1 \dots vN$	Voltage values at corresponding time points	Volt	0.0
<b>R</b>	Repeat the segment of the waveform that begins at <i>repeattime</i> and ends at <i>timeN</i> . <i>Repeattime</i> must be less than <i>timeN</i> . If R is entered with no <i>repeattime</i> , repeats from 0.0 seconds to <i>timeN</i> .	Second	None

<b>TD</b>	Time delay to start of first PWL waveform, and start of first repeat	Second	0.0
-----------	--	--------	-----

### MSINC and ASPEC Compatible PWL Voltage Source Netlist Example

```
Vp1 23 53 PL (0 0 0.5 10ns 1.5 15ns 0 20ns R TD=3e-12)
```


#### Notes

1. The time points  $t_1 \dots t_N$  must be given in STRICTLY INCREASING order. Two points may not refer to the same time.
2. The time delay specified by  $\mathbf{TD}=\mathit{delay}$  is applied to the start of the PL waveform, so the wave starts at  $(\mathit{time1} + \mathit{delay})$ .
3. The repeat specified by  $\mathbf{R}=\mathit{repeattime}$  repeats the portion of the PL waveform that lies between  $\mathit{repeattime}$  and  $\mathit{timeN}$ . The  $\mathit{repeattime}$  must be greater than or equal to 0.0 seconds, and less than  $\mathit{timeN}$ . The repeat begins at  $t_N$ , subject to any delay. The  $\mathit{delay}$  is applied to the  $\mathit{repeattime}$  and to the PL waveform, so the repeating segment is the portion of the PL waveform between  $(\mathit{repeattime} + \mathit{delay})$  and  $(\mathit{timeN} + \mathit{delay})$ . The repeating wave starts at the PL value that occurred at  $\mathit{repeattime}$  in the original wave, interpolated if necessary.
4. The transition on the PL value  $v_N$  at time  $t_N$  to the (possibly interpolated) value at the start of the repeat can create a discontinuity in the output, especially if the transition is “instantaneous,” that is, occurring with no time difference between the two values. Care should be taken to avoid such a discontinuity, or to ensure that it is very small if it cannot be avoided. Discontinuous current or voltage jumps larger than a minimum value can create a timestep problem for transient analysis.
5. Here is an example using eight time points plus a time delay, with a repeat time ( $\mathbf{R}$ ) that occurs between time points, so interpolation is required.


```
V2 1 0 PL(
+ 1.0e-3 0.0      $ v1 t1
+ 2.0e-3 1.0e-3 $ v2 t2
+ 1.6e-3 2.6e-3 $ v3 t3
+ 2.7e-3 3.3e-3 $ v4 t4
+ 1.6e-3 4.1e-3 $ v5 t5
+ 1.6e-3 4.7e-3 $ v6 t6
+ 1.0e-3 5.2e-3 $ v7 t7
+ 0.4e-3 5.3e-3 $ v8 t8
```

+ ) R=0.4e-3 TD=1.0e-3

Note the use of time point  $t8$  to avoid an “instantaneous” jump in output where the repeat begins. If  $t8$  is omitted, the output changes on the level at  $t7$  to the (interpolated) value at the start of the repeat with no time difference between the two values. Such a sudden discontinuity can cause a timestep-too-small failure in transient analysis. The following figure illustrates this example, showing one repeat.



## Voltage Source, Single-Frequency FM (Netlist Only)



### Single-Frequency FM Voltage Source Netlist Format

The format for a single-frequency-modulated voltage source is:

**Vxxxx** *n+* *n-* **SFFM** (*vo va [fc [mdi [fs] ] ]* )

*n+* and *n-* are the positive and negative nodes, as for the DC voltage source. Parentheses around the parameters after the **SFFM** keyword are optional. The unlabeled parameters in parentheses are positional. Parameters *vo* and *va* are required. Parameters *fc*, *mdi*, and *fs* can be omitted, but the parameters must be entered in the order shown. To guarantee that a given parameter is interpreted correctly, all parameters to the left of it must be present.

**Note:**

The SFFM voltage source is available for use in netlists, but is not supported in the Components window of the **Electronics Desktop Schematic Editor**.

**Table 35: SFFM Voltage Source Statement Entries**

Entry	Description	Unit	Default
<i>vo</i>	Output voltage offset from zero volts	Volt	Required
<i>va</i>	RMS output voltage amplitude	Volt	Required
<i>fc</i>	Carrier frequency	Hertz	1/TSTOP entry on the .TRAN statement
<i>mdi</i>	Modulation index	Second	0.0
<i>fs</i>	Source frequency	Hertz	1/TSTOP entry on the .TRAN statement

**SFFM Voltage Source Netlist Example**


```
V1 15 21 SFFM (0 1M 20K 5 1K)
```

**Notes**

1. The shape of the SFFM voltage waveform is given by the equation:

$$output = vo + va \times \sin[(2\pi \times fc \times time) + mdi \times \sin(2\pi \times fs \times time)]$$

## Frequency Dependent Voltage Source



There are several applications that can make use of Frequency dependent sources. One application is in the Electromagnetic Interference (EMI) workflow (e.g., simulating cable harness radiated emissions or simulating locomotive and automotive applications). Such applications thereby motivate the need for a frequency dependent voltage/current source in the EMI workflow; one that enables extracting radiated emissions on the cable.

Amplitude Modulation (AM) based signaling and Pulse Width Modulation (PWM) allow for the capture of emissions. This is accomplished by taking into consideration the radiated emission on the cable and its impact upon the load resonances. Emission capture can be further supported by the use of frequency dependent voltage/current source components. Note, however, that the `V_PWL_F` component discussed herein, is only supported with frequency domain simulations.

UI support for the frequency dependent current source is available via:

- Magnitude-Angle (MA) formats with appropriate units
- A Real-Imaginary (RI) table
- For the set of “AC” or “LNA” frequencies outside of the data range, keep the first, if it is in the low-frequency region, and the last data frequency samples if it is outside of the data frequency range. For all the frequencies in between, perform a Piecewise Linear (PWL) interpolation of the available data samples. For an example, please see Frequency Dependent Voltage Source.

For example, let’s say the frequency samples provided are `freqs = [1 2 3 4]` `vreal = [0.1 - 0.25 0.5 1]` `vimag=[0 -.25 0.5 1]` and the “LNA” set up list of frequencies are 10 frequency samples linearly spaced from 0 to 5 — i.e., `[0 0.5556 1.1111 1.6667 2.2222 2.7778 3.3333 3.8889 4.4444 5.0000]`. Then, at DC real value of the voltage is set to 0.1, at

frequency 0.5556 Hz it is set to 0.1 also and at frequencies [1.1111 1.6667 2.2222 2.7778 3.3333 3.8889] Hz the real value of the voltage source is linearly interpolated to [0.0611 - 0.1333 -0.0834 0.3334 0.6666 0.9445], at 4.4444 and 5.0000 Hz the real value of the voltage is set to 1. A similar approach is taken for the imaginary part of the voltage. A warning message is also issued to let the user know when the “LNA” list of frequencies are outside of the available data range.

- When the tabulated data with “MA” (Magnitude/Angle) option is chosen, the user can enter the angle as a default in units of degrees. However, the unit of the angle in the netlist should be in radians.
- If there are duplicate frequency samples or when the frequency samples are not monotonic, the Solver corrects by skipping the samples that are non-monotonic or duplicate.
- If there are negative frequency samples in the data, an error message is issued and the simulation bails out.
- If there is a mismatch on the size of the data provided, an error message is issued and the simulation bails out.


Frequency dependent voltage/[current](#) source files are similar, and following is an example of a source file.




```
! Frequency dependent voltage source file
[Complex format] RI
[Number of frequencies] 1000
[Number of transfer functions] 1
[Data]
0.000000000000000e+00, 1.022787268227175e+00, -5.208574999256144e-17
5.005005005005004e+07, 1.053263711781395e+00, 7.758778994286877e-02
1.001001001001001e+08, 1.094513424576236e+00, 1.173421540714190e-01
1.501501501501502e+08, 1.131347607481765e+00, 1.431207641636222e-01
2.002002002002002e+08, 1.166136328385828e+00, 1.616330271227035e-01
2.502502502502503e+08, 1.199842750216311e+00, 1.750255055755736e-01
3.003003003003003e+08, 1.232944784710391e+00, 1.844110909415259e-01
3.503503503503503e+08, 1.265723285675800e+00, 1.904360324517109e-01
4.004004004004003e+08, 1.298344719578414e+00, 1.935087026784736e-01
4.504504504504505e+08, 1.330909940111871e+00, 1.939049136787713e-01
5.005005005005005e+08, 1.363480756574756e+00, 1.918172013516176e-01
5.505505505505506e+08, 1.396092974554894e+00, 1.873813132374444e-01
6.006006006006006e+08, 1.428763223646690e+00, 1.806928237317852e-01
6.506506506506506e+08, 1.461493266586956e+00, 1.718183806626403e-01
7.007007007007006e+08, 1.494273138430252e+00, 1.608034081764624e-01
7.507507507507508e+08, 1.527083498234942e+00, 1.476773350132686e-01
8.008008008008007e+08, 1.559897313159492e+00, 1.324571368814465e-01
8.508508508508508e+08, 1.592680974859775e+00, 1.151497839148079e-01
9.009009009009010e+08, 1.625394970936337e+00, 9.575400772812666e-02
9.509509509509509e+08, 1.657994240601652e+00, 7.426165532452513e-02
1.001001001001001e+09, 1.690428328765114e+00, 5.065878686061404e-02
1.051051051051051e+09, 1.722641425582628e+00, 2.492659959303357e-02
1.101101101101101e+09, 1.754572348243892e+00, -2.957785483639553e-03
1.151151151151151e+09, 1.786154493977223e+00, -3.302066253544392e-02
1.201201201201201e+09, 1.817315770523136e+00, -6.529120395725592e-02
1.251251251251251e+09, 1.847978493433314e+00, -9.980104738091944e-02
1.301301301301301e+09, 1.878059228473630e+00, -1.365840018085054e-01
1.351351351351351e+09, 1.907468551992742e+00, -1.756758602670627e-01
1.401401401401401e+09, 1.936110702365197e+00, -2.171142974733384e-01
1.451451451451451e+09, 1.963883101670582e+00, -2.609388232397690e-01
1.501501501501502e+09, 1.990675738523413e+00, -3.071907588002359e-01
1.551551551551552e+09, 2.016370419194792e+00, -3.559132081925685e-01
1.601601601601601e+09, 2.040839910935018e+00, -4.071510158787224e-01
1.651651651651652e+09, 2.063947009695972e+00, -4.609507405306048e-01
1.701701701701702e+09, 2.085543547525322e+00, -5.173607350480878e-01
1.751751751751752e+09, 2.105469288114430e+00, -5.764314932957259e-01
1.801801801801802e+09, 2.123550519682482e+00, -6.382164663518241e-01
1.851851851851852e+09, 2.139597957742090e+00, -7.027734887529041e-01
1.901901901901902e+09, 2.153403447970470e+00, -7.701667095943957e-01
1.951951951951952e+09, 2.164735239650003e+00, -8.404686135356756e-01
2.002002002002002e+09, 2.173332567227145e+00, -9.137621797256200e-01
2.052052052052052e+09, 2.178900589872246e+00, -9.901463879007639e-01
2.102102102102102e+09, 2.181100087368592e+00, -1.069753365527252e+00
2.152152152152152e+09, 2.179512775959131e+00, -1.152773452234992e+00
2.202202202202202e+09, 2.176610655756000e+00, -1.240406506446000e+00
```

For more information, see CTLE Transfer Function from a File.

## 3D Layout Support




## Push Excitation with Dynamic Link




## EMI Setup with Dynamic Link and Push Excitation


### Time-domain push excitation with PWM source




### Radiated emissions from cable/traces via push excitation



### Voltage Spectrum Used to Build the Frequency Dependent Voltage Source



## Power Source, Sinusoidal



### Sinusoidal Power Source Netlist Format

The format for a sinusoidal power source is similar to that of a sinusoidal voltage source:

```
Vxxxx n+ n- POWER SIN (vo power [freq [td [alpha [theta]]]]) )
```

```
[ACacmag acphase] [TONE=tone_val]
```

$n+$  is the positive node and  $n-$  the negative node to which the port source is attached. The parameters after the **SIN** keyword must be enclosed in parentheses. These six parameters are positional, and must be entered in the order given. To guarantee that a given parameter is interpreted correctly, all parameters to the left of it must be present. If the source parameters are present and *acmag* is not given a value, a sinusoidal voltage source is instantiated. The parameters other than *acmag* and *acphase* are for time domain simulation only.

**Table 36: Sinusoidal Port Power Source Parameters**

Parameter	Description	Unit	Default
<i>acmag</i>	Magnitude for AC analysis	Volt	None
<i>acphase</i>	Phase for AC analysis	Degree	0.0
<i>vo</i>	Power offset from zero watts	Watt	0.0
<i>power</i>	Peak power of the source above <i>vo</i> .	Watt	0.0
<i>freq</i>	Frequency	Hertz	1.0e9
<i>td</i>	Delay to start of sine wave	Second	0.0
<i>alpha</i>	Damping factor	1/Second	0.0
<i>theta</i>	Phase delay	Degree	0.0
<b>TONE</b>	Frequency to use for harmonic balance analysis, should be a submultiple of or equal to the driving frequency and should also be included in the HB solution setup	Hertz	0.0

### Sinusoidal Power Source Netlist Example


```
Vtest net_1 net_5 POWER SIN(0.0005 0.1 1e9 1e-009 0.01
'0.785*57.2957795') tone=1e9
```

### Notes

1. The **AC** parameter specifies the AC magnitude and phase to be applied during a small-signal AC analysis. There is no default for *acmag*. The default for *acphase* is 0 degrees. If *acmag* is given a value, only the *acmag* and *acphase* parameters are used, and the other parameters are ignored.
2. The following figures show sinusoidal outputs with time delay, phase delay, and damping. The amplitude of the wave is the peak voltage (*VA*) calculated on the peak power parameter (*power*) above the offset *vo* by the formula:

$$VA = \sqrt{8 \times P_{max} \times R}$$

Where  $R$  is a resistance defined internally to the model (based on a 50 Ohm default). This power to peak voltage conversion formula is based on maximum power delivery concepts in matched systems.



3.

3. For harmonic balance (HB) analysis, the test tones must be submultiples or equal to the frequencies of the actual voltage or current inputs to the circuit. To ensure that the appropriate HB frequency is used with a **SIN** source, qualify the source by adding a **TONE=tone\_val** parameter at the end of the instance statement. The *tone\_val* is then used in a subsequent HB statement.
4. The **TONE** parameter is needed with a **SIN** source only when the driving frequency of the source differs on the frequency at which the harmonic balance is to run. For example, to analyze a circuit driven by a single 1-KHz source using harmonic balance at a test tone of 1 KHz over the first 31 harmonics, the netlist is:

```
V1 1 0 POWER SIN(0 5.0 1000 0 0)
```

```
.HB TONES=1000 MAXK=31
```

5. However, to specify a 1000-Hz tone for harmonic balance while driving the circuit with a 2000-Hz sinusoidal source, the source statement should include the **TONE** specification:

```
V1 1 0 POWER SIN(0 5.0 2000 0 0) TONE=1000
```

```
.HB TONES=1000 MAXK=31
```



# 18 - Inductors

This topic describes the following inductors:

"Inductor" below

"Inductor Device " on the next page

"Inductor, Polynomial " on page 18-3

"Inductor with Q Factor" on page 18-4

"Inductors, Coupled (K)" on page 18-5

"Chip Inductor with Dissipation Factor" on page 18-7

"Chip Inductor with Q Factor" on page 18-8

"Chip Inductor with ESR Factor" on page 18-9

"Inductor, Solenoidal" on page 18-10

"Inductor, Solenoidal, N Taps" on page 18-11

"Ideal Inductor, Toroidal" on page 18-12


"Ideal Inductor, Toroidal, N Taps" on page 18-13

"Inductor, Toroidal, Physical Model " on page 18-14

"Inductor, Toroidal, Physical Model N Taps" on page 18-15

"Inductor, Frequency-Dependent (Netlist Only) " on page 18-16

## Inductor



This basic inductor is available in the Schematic Editor. The basic inductor has only the inductance (>L) parameter. Netlist versions should use the "Inductor Device " on the next page instance.

The syntax for the basic inductor instance is:


```
Lxxxx n1 n2 [[L=] val]
```

$n1$  is the positive node and  $n2$  is the negative node of the inductor. A small circle on the inductor symbol identifies the positive node. The inductance defaults to 1e-9 Henry.

An expression can be used for the inductance value. In a netlist, the Nexxim expression parser handles the expression. See *Names, Number, Constructs, and Expressions* in the Circuit Design Technical Notes for information on expressions in Nexxim. From the component Properties window in AED, an internal parser handles the expression.

In a Nexxim netlist, the expression for inductance can include the special token 'HERTZ' denoting the operating frequency. When this token is detected, Nexxim uses the "[Inductor, Frequency-Dependent \(Netlist Only\)](#)" on page 18-16 rather than the simple inductor. From the component Property window, use the special token 'f' (or 'F') to designate the frequency. When the **Electronics Desktop** internal parser sees 'f' or 'F' in the expression, it converts the token to 'HERTZ' and passes the expression to the netlist where it is handled by the Nexxim expression parser, and Nexxim uses the frequency-dependent inductor definition.

## Inductor Device



### Netlist Syntax

The general syntax for an inductor instance is:

```
Lxxxx n1 n2 [[L=]val] [TC1=val] [TC2=val] [IC=val]
[SCALE=val] [M=val] [DTEMP=val] [TNOM=val] [R=val]
[Rpar=val] [Cpar=val]
```

$n1$  is the positive node and  $n2$  is the negative node of the inductor. The current is assumed to flow from  $n1$  through the inductor to  $n2$ .

**Table 35: Inductor Instance Parameters**

Instance Parameter	Description	Unit	Default
<b>DTEMP</b>	Temperature difference between the inductor and circuit	°C	0.0
<b>L</b>	Inductance	Henry	0.0
<b>M</b>	Multiplier to simulate multiple inductors in parallel	None	1.0

<b>R</b>	Series resistance. To disable in PSPICE simulations, set <b>thev_induc</b> =0.	Ohm	0.0 0.001 for PSPICE simulations
<b>SCALE</b>	Scale factor for inductance	None	1.0
<b>TC1</b>	Linear temperature coefficient	°K <sup>-1</sup>	0.0
<b>TC2</b>	Quadratic temperature coefficient	°K <sup>-2</sup>	0.0
<b>TNOM</b>	Nominal temperature	°C	25.0
<b>IC</b>	Initial current through inductor	Ampere	None
<b>Rpar</b>	Parallel resistance. When a PSPICE import is used in a power electronics simulation, the default <b>Rpar</b> is provided if a value is not given.	mOhm	dampinductors*L where the default for dampinductors is 1e12
<b>Cpar</b>	Parallel inductance	Farad	0.0

### Inductor Instance Netlist Examples

```
L1 1 2 L=5PH
```

```
L2 1 2 inductor1 L=5e-12 TC1=2
```


```
L3 1 2 inductor1 L=5e-12 SCALE=1.1
```

```
L4 1 2 L=1PF
```

### Notes

1. The label **L=** is optional, but the presence or absence of the **L=** label affects the interpretation of other unlabeled entries in the statement. The first unlabeled value is taken to be the inductance value.
2. The syntax above shows the labels **TC1=** and **TC2=** as optional, but this option depends on the presence or absence of the inductance value, labeled or unlabeled.
3. When the inductance value is present but the inductance value does not have the **L=** label, the next two unlabeled values are taken to be **TC1**, then **TC2**. To specify a value for **TC2**, either a value for **TC1** must be given as well, or the label **TC2=** must be used.
4. When the inductance value is present with the **L=** label, the labels **TC1=** and **TC2=** are required.
5. When the option **device\_cleanup=1** is in effect, a zero-valued inductor is replaced with a short circuit, and a warning is issued.

## Inductor, Polynomial



The netlist can specify an inductor with an inductance defined by a polynomial function of the current across it.

### Polynomial Inductor Netlist Syntax

The format for a polynomial-based inductor is:


```
Lxxxx n1 n2 POLY p0 p1 ...
[instance_parameter=val] ...
```

The entries  $p_0, p_1, \dots$  are the polynomial coefficients of the inductance given by  $L = p_0 + p_1 \times I + p_2 \times I^2 \dots$ , where  $I$  is the current through the inductor. Any other instance parameters must be labeled. See "Inductor Device" on page 18-2 for inductor instance parameters.

### Polynomial Inductor Netlist Example

```
L5 2 4 POLY 1.5 1.0 0.5
```

## Inductor with Q Factor



### Netlist Syntax

The general syntax for an inductor with Q factor instance is:

```
Axxxx n1 n2 [L=val] [Q=val] [EXP=val] [TC1=val] [TC2=val]
[M=val] [DTEMP=val] COMPONENT=inductor_q
```

$n_1$  is the positive node and  $n_2$  is the negative node of the inductor. The current is assumed to flow from  $n_1$  through the inductor to  $n_2$ .


The parameter **COMPONENT=inductor\_q** identifies the element as an inductor with Q factor.

**Table 36: Inductor with Q Factor Instance Parameters**

Instance Parameter	Description	Unit	Default
<b>DTEMP</b>	Inductor and circuit temperature difference	°C	0.0
<b>L</b>	Inductance	Henry	10.0e-9
<b>EXP</b>	Q exponent 0 = constant Q 1 = constant R Other = EXP	None	0.0
<b>F</b>	Frequency at which Q is specified	Hertz	1.0e9
<b>M</b>	Divisor to simulate multiple inductors in parallel	None	1.0
<b>Q</b>	Quality factor	None	300.0
<b>TC1</b>	Linear temperature coefficient	°K <sup>-1</sup>	0.0
<b>TC2</b>	Quadratic temperature coefficient	°K <sup>-2</sup>	0.0

**Inductor Instance Netlist Example**

```
Aindq2 1 2 L=5e-9 Q=325 TC1=2 COMPONENT=inductor_q
```

**Inductors, Coupled (K)**

```
Kxxxx Lyyyy Lzzzz [K=] val
```

**Lyyyy** and **Lzzzz**. *yyyy* and *zzzz* are the IDs of the two inductors defined elsewhere in the netlist. The **K=** > entry specifies the coefficient of mutual coupling, default 1e-10 (equivalent to no coupling). **K** must be in the range  $\{-1 \leq K \leq 1\}$ , but cannot be exactly 0.0 for numerical reasons (see Note 2).

The circles on the symbol identify the positive nodes of the coupled inductors.

**AMI Source Netlist Format**

**Note:** Frequency-dependent inductances are not supported in the coupled inductor model.

## AMI Source Netlist Format

### Coupled Inductors Netlist Example

```
L3 1 2 L=1nH
L9 3 4 L=3nH
K6 L3 L9 K=0.25
```

### Notes

1. If the netlist specifies a coefficient of mutual inductance less than -1, the value changes internally to -1.0 with a warning message). See Note 7 for more on positive and negative coupling coefficients.
2. If the netlist specifies a coefficient of mutual inductance equal to 0, the value changes internally to 1e-10 (no coupling) with a warning message.
3. If the netlist specifies a coefficient of mutual inductance greater than +1, the value changes internally to +1.0 with a warning message.
4. When the netlist contains simple inductors and one or more mutual inductance couplings are also specified, Nexxim looks at all the available inductors and the corresponding mutual inductance couplings. Nexxim assigns a value of 1e-10 to any mutual inductances that are set to 0 in the netlist.
5. When the option **genK** is enabled (see Note 6), Nexxim attempts to calculate the coupling coefficients for mutual inductances that are implied by the netlist but not supplied. For example, suppose the netlist is as follows:

```
L1 Port1 2 L=1.5nH
L2 2 3 L=1.9nH
L3 3 Port2 L=1.8nH
L4 0 4 L=2.8nH
L5 0 5 L=1nH

K14 L1 L4 0.75
K24 L2 L4 0.65
K34 L3 L4 0.5
K15 L1 L5 0.55
K25 L2 L5 0.45
K35 L3 L5 0.35
```

The netlist specifies one mutual inductor joining inductors L1 and L4 (mutual inductor

K14), and a second mutual inductor joining L2 and L4 (mutual inductor K24); the netlist should also have a third mutual inductor K12 joining L1 and L2. If this mutual inductor is missing, the simulator provides the missing one with a warning message, assuming the **genK** option has its default value of 1 (enabled); see Note 6. By default, the missing mutual inductance coefficient is the maximum of the pairwise products of the applicable mutual inductance coefficients that are present. In the example above, both the L1 - L2 coupling (K12) and the L1 - L3 coupling (K13) are missing. The calculated coefficients are:

$$K12 = \max(K14 \times K24, K15 \times K25) = \max(0.75 \times 0.65, 0.55 \times 0.45) = \max(0.4875, 0.2475) = 0.4875$$

$$K13 = \max(K14 \times K34, K15 \times K35) = \max(0.75 \times 0.5, 0.55 \times 0.35) = \max(0.375, 0.1925) = 0.375$$

Note that the calculated value of **K** for the supplied mutual inductor coupling may not be correct for the circuit.

6. To deactivate the calculation of missing mutual inductances, uncheck (set to 0) the option **Auto-generate missing inductor couplings (genK)**. When this option is unchecked (deactivated), any mutual inductances without specific settings are set to 1e-10 (no coupling). See *Global Device Options Reference* in the Circuit Design help for details.)
7. When the coefficient of coupling **K** is positive, the input current entering the first inductor and the induced current exiting the second inductor flow from positive to negative, as if a continuous current is flowing through both inductors. When **K** is negative, the induced current exiting the second (coupled) inductor flows in the opposite direction on the input current entering the first inductor.

## Chip Inductor with Dissipation Factor



### Netlist Syntax

The general syntax for an inductor with dissipation factor is:

```
Axxxx n1 n2 L=val DF=val FDF=val FRES=val TC=val TEMP=val  
COMPONENT=chipindd
```

*n1* is the positive node and *n2* is the negative node of the inductor. The current is assumed to flow from *n1* through the inductor to *n2*.

The parameter **COMPONENT=chipindd** identifies the element as a chip inductor with dissipation factor (DF).


**Table 37: Chip Inductor with DF Factor Instance Parameters**

Instance Parameter	Description	Unit	Default
<b>TEMP</b>	Inductor temperature	°C	25.0
<b>L</b>	Inductance	Henry	10.0e-9
<b>DF</b>	Dissipation factor	None	0.0
<b>FDF</b>	Frequency at which DF is specified	Hertz	1.0e9
<b>FRES</b>	Self-resonant frequency	Hertz	1.0e9
<b>TC</b>	Temperature coefficient in PPM	None	0.0

### Chip Inductor with DF Instance Netlist Example

```
Achipindd1 1 2 L=5e-9 DF=0.2 TC=2 COMPONENT=chipindd
```

## Chip Inductor with Q Factor



### Netlist Syntax

The general syntax for a chip inductor with Q factor is:

```
Axxxx n1 n2 L=val Q=val FQ=val FRES=val TC=val TEMP=val  
COMPONENT=chipindq
```

$n1$  is the positive node and  $n2$  is the negative node of the inductor. The current is assumed to flow from  $n1$  through the inductor to  $n2$ .

The parameter **COMPONENT=chipindq** identifies the element as a chip inductor with Q factor.

**Table 38: Chip Inductor with Q Factor Instance Parameters**

Instance Parameter	Description	Unit	Default
<b>TEMP</b>	Inductor temperature	°C	25.0



<b>L</b>	Inductance	Henry	10.0e-9
<b>Q</b>	Quality factor	None	300
<b>FQ</b>	Frequency at which Q is specified	Hertz	1.0e9
<b>FRES</b>	Self-resonant frequency	Hertz	1.0e9
<b>TC</b>	Temperature coefficient in PPM	None	0.0

### Inductor Instance Netlist Example

```
Achipindq2 1 2 L=5e-9 Q=325 TC=2 COMPONENT=chipindq
```

### Notes


1. The model is described by the following:

$$Q = \frac{\omega L}{R_d}$$

where  $\omega = 2\pi f$ , and  $f$  is the operating frequency.

2. If **Q** is not specified, the inductor is assumed to be ideal, that is,  $R_d = 0$ .

## Chip Inductor with ESR Factor



### Netlist Syntax

The general syntax for a chip inductor with effective series resistance is:

```
Axxxx n1 n2 L=val ESR=val FESR=val FRES=val TC=val TEMP=val  
COMPONENT=chipindr
```

$n1$  is the positive node and  $n2$  is the negative node of the inductor. The current is assumed to flow from  $n1$  through the inductor to  $n2$ .

The parameter **COMPONENT=chipindr** identifies the element as a chip inductor with ESR.


**Table 39: Chip Inductor with ESR Instance Parameters**

Instance Parameter	Description	Unit	Default
TEMP	Inductor temperature	°C	25.0
L	Inductance	Henry	10.0e-9
ESR	Effective series resistance	Ohm	0.0
FESR	Frequency at which ESR is specified	Hertz	1.0e9
FRES	Self-resonant frequency	Hertz	1.0e9
TC	Temperature coefficient in PPM	None	0.0

### Inductor Instance Netlist Example

```
Achipindr2 1 2 L=5e-9 ESR=.01 TC=2 COMPONENT=inductor_q
```

## Inductor, Solenoidal



## Netlist Syntax

The general syntax for a solenoidal inductor is:

```
ASOLINDxxxx n1 n2 N=val DD=val P=val RB=val D=val
COMPONENT=solenoidal_inductor
```

$n1$  is the positive node and  $n2$  is the negative node of the inductor. The current is assumed to flow from  $n1$  through the inductor to  $n2$ .

The parameter **COMPONENT=solenoidal\_inductor** identifies the element.


**Table 40: Solenoidal Inductor Instance Parameters**

Instance Parameter	Description	Unit	Default
<b>N</b>	Number of turns	None	None
<b>DD</b>	Diameter of the winding	Meter	2.54e-3
<b>P</b>	Length of the inductor	Meter	5.08e-3
<b>RB</b>	Conductor resistivity	$\mu$ -ohm/cm	1e-3
<b>D</b>	Diameter of the wire	Meter	2.54e-4

## Inductor Instance Netlist Example

```
ASOLIND1 1 2 N=100 DD=2e-3 P=6.7e-3 RB=5e-4 D=1e-4
+ COMPONENT=solenoidal_inductor
```

## Inductor, Solenoidal, N Taps



## Netlist Syntax

```
ASOLINDNxxxx n1 n2 ... nN N=val DD=val P=val RB=val D=val
NT=[val1 val2 ... valN-1] COMPONENT=solenoidal_inductor_n
```

$n1$  is the positive node,  $n2$  through  $nN-1$  are the taps, and  $nN$  is the negative node of the inductor. The current is assumed to flow from  $n1$  through the inductor to  $nN$ .

The parameter **COMPONENT=solenoidal\_inductor\_n** identifies the element.



**Table 41: Solenoidal Inductor, N Taps Instance Parameters**

Instance Parameter	Description	Unit	Default
<b>N</b>	Number of taps	None	None
<b>DD</b>	Diameter of the core	Meter	2.54e-3
<b>P</b>	Physical length	Meter	5.08e-3
<b>RB</b>	Conductor resistivity	$\mu$ -ohm/cm	1e-3
<b>D</b>	Diameter of the wire	Meter	2.54e-4
<b>NT</b>	Number of turns for each coil section, space-separated list	None	None

### Inductor Instance Netlist Example

```
ASOLINDN4 net1 net2 net3 net4 net5 N=3 DD=2e-3 P=6.7e-3 RB=5e-4
D=1e-4 NT=[100 200 300 400] + COMPONENT=solenoidal_inductor_n
```

### Ideal Inductor, Toroidal



## Netlist Syntax

The general syntax for an ideal toroidal inductor is:

```
Axxxx n1 n2 N=val AL=val COMPONENT=toroidal_inductor
```

$n1$  is the positive node and  $n2$  is the negative node of the inductor. The current is assumed to flow from  $n1$  through the inductor to  $n2$ .

The parameter **COMPONENT=toroidal\_inductor** identifies the element as an ideal toroidal inductor.

**Table 42: Ideal Toroidal Inductor Instance Parameters**

Instance Parameter	Description	Unit	Default
<b>N</b>	Number of turns	None	None
<b>AL</b>	Inductance per turn	1/Henry	None

## Inductor Instance Netlist Example


```
Atrindi1 1 2 N=100 AL=5e-9 COMPONENT=toroidal_inductor
```

## Notes

1. Inductance  $L$

$$L = N^2 \cdot AL$$

## Ideal Inductor, Toroidal, N Taps



## Netlist Syntax

The general syntax for an ideal toroidal inductor with N taps is:

```
Axxxx n1 n2 ... nN N=val AL=val NT=[val val ...]
COMPONENT=toroidal_inductor_n
```

$n1$  is the positive node,  $n2$  through  $nN-1$  are the taps, and  $nN$  is the negative node of the inductor. The current is assumed to flow from  $n1$  through the inductor to  $nN$ .

The parameter **COMPONENT=toroidal\_inductor\_n** identifies the element as an ideal toroidal inductor with N taps.



**Table 43: Ideal Toroidal Inductor with N taps Instance Parameters**

Instance Parameter	Description	Unit	Default
<b>N</b>	Number of taps	None	None
<b>AL</b>	Inductance per turn	1/Henry	None
<b>NT</b>	Number of turns for each coil section, space-separated list	None	None

### Toroidal Inductor Instance Netlist Example

```
AtrindiT1 1 2 3 4 N=3 AL=5e-9 NT=[100 200 300]
+ COMPONENT=toroidal_inductor_n
```

## Inductor, Toroidal, Physical Model



## Netlist Syntax

The general syntax for a toroidal inductor, physical model is:

```
Axxxx n1 n2 N=val MU=val DO=val DI=val T=val RB=val D=val
COMPONENT=toroidal_inductor_physical
```

$n1$  is the positive node and  $n2$  is the negative node of the inductor. The current is assumed to flow from  $n1$  through the inductor to  $n2$ .

The parameter **COMPONENT=toroidal\_inductor\_physical** identifies the element as a toroidal inductor, physical model.


**Table 44: Toroidal Inductor, Physical Model Instance Parameters**

Instance Parameter	Description	Unit	Default
<b>N</b>	Number of turns	None	None
<b>MU</b>	Relative permeability of core	None	None
<b>DO</b>	Outer diameter of core	Meter	None
<b>DI</b>	Inner diameter of core	Meter	None
<b>T</b>	Thickness of core	Meter	None
<b>RB</b>	Conductor resistivity	$\mu$ -Ohm/cm	0.001
<b>D</b>	Diameter of wire	Meter	None

## Inductor Instance Netlist Example

```
A1 Port1 Port2 N=10 MU=2 DO=5*2.54e-5 DI=3*2.54e-5
+ T=0.1*2.54e-5 RB=0.001 D=2.54e-5
+ COMPONENT=toroidal_inductor_physical
```

## Inductor, Toroidal, Physical Model N Taps



## Netlist Syntax

The general syntax for a toroidal inductor, physical model with N taps is:

```
Axxxx n1 n2 ... nN N=val AL=val MU=val DO=val DI=val T=val
RB=val D=val NT=[val val ...]
COMPONENT=toroidal_inductor_physical_n
```

*n1* is the positive node, *n2* through *nN-1* are the taps, and *nN* is the negative node of the inductor. The current is assumed to flow from *n1* through the inductor to *nN*.

The parameter **COMPONENT=toroidal\_inductor\_physical\_n** identifies the element as a physical toroidal inductor with N taps.

**Table 45: Physical Toroidal Inductor with N taps Instance Parameters**


Instance Parameter	Description	Unit	Default
<b>N</b>	Number of taps	None	None
<b>MU</b>	Relative permeability of core	None	None
<b>DO</b>	Outer diameter of core	Meter	None
<b>DI</b>	Inner diameter of core	Meter	None
<b>T</b>	Thickness of core	Meter	None
<b>RB</b>	Conductor resistivity	μ-Ohm/cm	0.001
<b>D</b>	Diameter of wire	Meter	None
<b>NT</b>	Number of turns for each coil section, space-separated list	None	None

### Toroidal Inductor Instance Netlist Example

```
A1 Port1 Port3 Port4 Port2 MU=1.2 DO=5*2.54e-5 DI=3*2.54e-5
+ T=1*2.54e-5 RB=0.002 D=0.5*2.54e-5 N=2 NT=[3 4 5]
+ COMPONENT=toroidal_inductor_physical_n
```

## Inductor, Frequency-Dependent (Netlist Only)





**Note:** The frequency-dependent inductor is available for use in netlists, but is not supported in the Components window of the **Schematic Editor**.

The frequency-dependent inductor is supported only for frequency-domain analyses such as AC and LNA. To run a time-domain analysis such as TRAN on a circuit including a frequency-dependent inductor, set the **TRAN\_EVAL\_FREQ** parameter to a constant frequency value.

### Frequency-Dependent Inductor Instance Netlist Syntax

Instead of the standard inductor syntax with a specified inductance value, define the inductance by an expression involving the frequency, using the syntax given in this topic. The general form for a frequency-dependent inductor instance is:

```
Lxxxx n1 n2 [L='freq-dependent-expr']
[TC1=val] [TC2=val] [M=val] [SCALE=val]
[DTEMP=val] [TNOM=val] [TRAN_EVAL_FREQ=val]
```

*n1* is the positive node and *n2* is the negative node of the inductor. The current is assumed to flow from *n1* through the inductor to *n2*.

The frequency-dependent expression should be enclosed in single quotation marks. The token **HERTZ** in the expression indicates the frequency as supplied by the analysis. The circuit frequency is available to the model each time the model equations are evaluated. The label **L=** is optional. The first unlabeled value after a *modelName* is taken to be the inductance.

The frequency-dependent inductance expression is evaluated by the Nexxim expression parser, and follows the rules for operands defined in *Names, Number, Constructs, and Expressions* in the Circuit Design Technical Notes. In particular, the Nexxim parser cannot accept complex numbers as operands or arguments to built-in functions.

When the parameter **TRAN\_EVAL\_FREQ** is provided, Nexxim can run a transient (time-domain) analysis, substituting the value of **TRAN\_EVAL\_FREQ** for the variable **HERTZ** to produce a constant frequency for the transient analysis.

**Table 46: Frequency-Dependent Inductor Instance Parameters**

Instance	Description	Unit	Default
----------	-------------	------	---------

Parameter			
<b>DTEMP</b>	Inductor and circuit temperature difference	°C	0.0
<b>DTEMP</b>	Difference between capacitor and circuit temperatures	Celsius	0.0
<b>L</b>	Inductance	Henry	Calculated on the frequency-dependent expression
<b>M</b>	Multiplier to simulate multiple inductors in parallel	None	1.0
<b>SCALE</b>	Scale factor for inductance	None	1.0
<b>TC1</b>	Linear temperature coefficient	°K <sup>-1</sup>	0.0
<b>TC2</b>	Quadratic temperature coefficient	°K <sup>-2</sup>	0.0
<b>TNOM</b>	Nominal temperature	°C	25.0
<b>TRAN_EVAL_FREQ</b>	Frequency to use for transient analysis	Hertz	0.0

## Frequency-Dependent Inductor Netlist Examples

### Frequency-domain analysis

```
L1 1 2 L='1/sqrt(HERTZ)' dtemp=30 TC1R=0.1 TC2R=0.05
.LNA LIN 100 1e6 10e6
```

### Time-domain analysis

```
L2 11 22 L='1/sqrt(HERTZ)' TRAN_EVAL_FREQ=1e8
.TRAN 0.1ns 10ns
```

## Notes


1. The frequency-dependent inductor is supported only for frequency-domain analyses such as AC and LNA. Running a time-domain analysis such as TRAN on a circuit including a frequency-dependent inductor is an error.
2. The frequency-dependent expression should be enclosed in single quotation marks. The token **HERTZ** can be used in the expression to indicate the frequency as supplied by the analysis. The circuit frequency is available to the model each time the model equations are evaluated. The label **L=** is optional. The first unlabeled value is taken to be the inductance.
3. When the parameter **TRAN\_EVAL\_FREQ** is provided, Nexxim can run a transient (time-domain) analysis, substituting the value of **TRAN\_EVAL\_FREQ** for the variable **HERTZ** to produce a constant inductance value for the transient analysis.

# 19 - LoadPull Behavioral Elements

This topic describes the following data-driven, loadpull behavioral elements:

"[Nonlinear LoadPull Amplifier](#)" below

## Nonlinear LoadPull Amplifier



### Nonlinear Loadpull Amplifier Instance Netlist Syntax

The nonlinear loadpull amplifier model uses data-driven load pull values. The user supplies the load pull data via files in the LPD or LPC format from Focus Microwaves, Inc. The user-supplied LPD data gives the output power for a range of output impedances at constant input power and at a given frequency. The LPC data allows sweeps of source power.

The amplifier is behavioral in that no reflections from the inputs are calculated. Source matching is assumed ( $Z_{in} = Z_s^*$ , where  $*$  denotes the complex conjugate). The component may be used with one-tone and two-tone harmonic balance analyses, including load-pull analysis to verify impedance matching.

The syntax for a nonlinear loadpull amplifier instance is:

```
ANLLPAMPxxxx n1 n2 n3 n4 loadpull_file=file_reference
source_frequency1=val source_frequency2=val load_resistance=val
load_reactance=val model_switch=val COMPONENT=loadpull_behavioral_
model
```

$n1$  and  $n2$  are the input nodes,  $n3$  and  $n4$  are the output nodes of the amplifier.

See [LPD and LPC File Formats](#) in this topic for specifications on the load pull data required by Nexxim.

See [File References](#) in the Nexxim Netlist File Format topic for details on file references. See [File References](#) in the Nexxim Netlist File Format topic for details on file references.

The entry **COMPONENT=loadpull\_behavioral\_model** identifies the device.

**Table 1: Nonlinear Loadpull Amplifier Instance Parameters**

Parameter	Description	Unit	Default
<b>loadpull_file</b>	Pathname\filename of file containing the loadpull data (LPD or LPC format)	None	None
<b>source_frequency1</b>	Frequency of source connected to the input of the NLAMP. A value greater than 0 Hz is required to enable one-tone or two-tone analysis.	Hertz	None
<b>source_frequency2</b>	Frequency of second input source when two-tone analysis is appropriate. A value greater than 0 Hz is required to enable two-tone analysis. A value of 0 Hz means the second tone is absent.	Hertz	0
<b>load_resistance</b>	Resistance of the load. A value of 0 means the resistance is unknown, and Nexxim attempts to predict the value.	Ohm	0
<b>load_reactance</b>	Reactance of the load. A value of 0 means the reactance is unknown, and Nexxim attempts to predict the value.	Ohm	0
<b>model_switch</b>	Selects implementation: 0=newer frequency domain implementation 1=earlier (Release 6.0) time domain implementation	None	0

### Nonlinear Loadpull Amplifier Netlist Example

```
ANLLPAMP123 sig1 sig2 line1 line2
+ loadpull_file="c:\nexxim_loadpull\test_loadpull\demo.lpd"
+ source_frequency1=1GHz COMPONENT=loadpull_behavioral_model
```

### Notes

1. Specifying the **load\_resistance** and **load\_impedance** can help when the simulation has problems converging.
2. To run a demonstration of analyses with the nonlinear loadpull amplifier component, see *Nonlinear Loadpull Amplifier Demo* in Nexxim Design Examples.

### LPD and LPC File Formats

A file in the LPD or LPC format for loadpull data from Focus Microwaves, Inc. (.lpd or .lpc extension) consists of three parts: the File Header, the Title Line, and the lines of data.

### LPD or LPC File Header

The load pull data file must begin with a header containing required information. The file header may contain additional lines of information, but Nexxim uses only the lines in the following list.

```

! Load Pull Measurement Data

!-----

! File =filename
! Date =date Time: time
!-----

! Comment =

! Frequency =loadpull_frequency
! Char.Impedances = Source: val Load: val
! Source Impedance =rval +jival
!-----

```

The entries in bold must appear just as shown. The italic fields are the values to be supplied.

### Title Line

The title line specifies the type of measurement data in each column in the file. Nexxim uses only the types of measurement data specified in this topic.

Point R jX Pin[dBm] Pout[dBm] Gain[dB] IMD2Lo[dBc] IMD2Up[dBc] IMD3Lo[dBc] IMD3Up[dBc]

The LPC format supports a sweep of input power. The Title line is the same,

Point R jX Pin[dBm] Pout[dBm] Gain[dB] IMD2Lo[dBc] IMD2Up[dBc] IMD3Lo[dBc] IMD3Up[dBc]

The following table describes these data elements. Load impedance may be specified using either Real/Imaginary or Gamma/Phase values.

**Table 2: LPD and LPC Format Data Elements**

Title Line Entry	Description
<b>Point</b>	Point index of the load pull (starting with 1)
<b>R</b>	Real part of load impedance
<b>jX</b>	Imaginary part of load impedance
<b>Gamma</b>	Magnitude of reflection coefficient

Title Line Entry	Description
<b>Phase</b>	Phase of reflection coefficient
<b>Pin[dBm]</b>	Input power in dBm. For LPD files, the input power is essentially constant. For LPC files, the input power is swept.
<b>Pout[dBm]</b>	Output power in dBm.
<b>Gain</b>	Gain in dB. The file must specify either Pout or Gain. If both are specified, the Gain value is used.
<b>IMD2[dBc] or IMD2[dBm]</b>	Second-order intermodulation product, specified in dBc or dBm. If IMD2 is omitted, even-order terms are ignored.
<b>IMD2Lo[dBc], IMD2Up [dBc] or IMD2Lo[dBm], IMD2Up[dBm]</b>	Alternative to IMD2 Lower and upper 2nd-order intermodulation products, specified in dBc or dBm. Nexxim uses the average of the two values.
<b>IMD3[dBc] or IMD3[dBm]</b>	Second-order intermodulation product, specified in dBc or dBm.
<b>IMD3Lo[dBc], IMD3Up [dBc] or IMD3Lo[dBm], IMD3Up[dBm]</b>	Alternative to IMD3. Lower and upper 2nd-order intermodulation products, specified in dBc or dBm. Nexxim uses the average of the two values.

### Example LPD File

Here is an abbreviated example of an LPD load pull data file .

! Load Pull Measurement Data

!-----

! File = C:\data\example.lpd

! Date = Mon Mar 13 17:48:54 2000

!-----

! Comment = Example for documentation

! Frequency = 1.9600 GHz

! Char.Impedances = Source: 50 Ohm, Load: 50 Ohm

! Source Impedance = 4.15 +j -2.56 Ohm

!-----

Point R jX Pin[dBm] Pout[dBm] Gain[dB] IMD2Lo[dBc] IMD2Up[dBc] IMD3Lo[dBc] IMD3Up[dBc]

!-----

001 3.7402 -0.0239 28.84 37.83 8.89 -39.24 -41.13 -57.98 -59.54

```
002 3.7006 -0.6991 28.98 37.87 8.88 -38.17 -40.42 -56.51 -57.28
003 3.2289 -0.4435 28.99 37.95 8.96 -38.37 -40.51 -55.95 -57.76
...
```

### Example LPC File

Here is an abbreviated example of an LPC data file representing a multitone application.

```
! Load Pull Measurement Data
```

```
!-----
```

```
! File = C:\data\sweep.lpc
```

```
! Date = Monday, May 10, 2010 Time: 10:01:33
```

```
!-----
```

```
! Comment =
```

```
! Frequency = 1.000 GHz
```

```
! Char.Impedances = Source: 50 Ohm Load: 50 Ohm
```

```
! Source Impedance = 34.66 +j -158.27 Ohm
```

```
!-----
```

```
Point Gamma Phase[deg] Pin[dBm] Pout[dBm] Gain[dB] V2[V] I2[mA] PAEff[%] Pout@F0[dBm]
Pout@F1[dBm] Pout@F2[dBm] IMD3Lo[dBc] IMD3Up[dBc]
```

```
!-----
```

```
# 001 0.300 -60.0
```

```
5.22 21.35 16.14 4.982 207.037 12.92 20.14 -9.64 -18.96 38.960 38.890
```

```
6.25 22.26 16.01 4.982 200.414 16.44 24.63 -7.51 -15.85 36.980 37.020
```

```
7.25 23.14 15.89 4.982 193.667 20.82 21.69 -5.41 -12.72 34.910 34.690
```

```
8.25 23.80 15.55 4.982 186.526 25.11 22.57 -3.11 -9.51 25.030 26.710
```

```
9.24 24.61 15.37 4.982 178.470 31.59 12.54 -0.52 -5.74 25.160 26.760
```

```
10.24 25.40 15.17 4.982 167.481 40.32 16.30 2.48 -1.01 22.680 24.470
```

```
11.30 26.28 14.99 4.982 152.044 54.32 20.53 5.92 4.47 21.750 16.810
```

```
12.34 27.12 14.78 4.982 151.259 66.16 26.45 8.59 9.77 13.890 14.140
```

```
13.32 27.67 14.36 4.982 156.795 72.17 25.53 10.44 12.16 12.130 12.880
```

14.31 28.05 13.75 4.982 163.230 75.23 25.99 11.73 13.29 11.260 12.460

# 002 0.300 -30.0

...



## 20 - Maxwell Spice Legacy Elements

This topic describes the following elements that are supported in Nexxim for backward compatibility with Maxwell Spice™.


"Voltage-Controlled Voltage Source, Nonlinear Dependent" below

"N-Element, Frequency-Dependent S-Parameters" on the next page

"Voltage-Controlled Current Source, Piecewise Linear" on page 20-3

"S-Element Voltage-Controlled Switch" on page 20-8

### Voltage-Controlled Voltage Source, Nonlinear Dependent



#### Nonlinear VCVS Netlist Format

The B-element is a nonlinear dependent voltage-controlled voltage source generated for Nexxim by Maxwell Spicelink. The format for a B-element is:

```
Bxxxx n+ n- V="expression_of_V(c1)_and_V(c2)"
```

$n+$  is the positive node and  $n-$  is the negative node of the voltage source. The *expression* is a function of the two control voltages. The expression can contain functions such as ABS, COS, and SIN; see the Nexxim Netlist Format module for a list of supported operators and functions in expressions.


**Note:**

It is recommended that the expression be enclosed in single or double quotation marks. The expression *must* be enclosed in single or double quotes if it contains any leading, trailing, or embedded white space. If the circuit analysis does not seem to yield the correct results, check to ensure that all generated expressions are enclosed in quotes.

**Nonlinear VCVS Netlist Examples**

```
Benp 13 0 V="V(5)*V(10)"
```

```
Benm 14 0 V="COS(V(5)) * SIN(V(10))"
```

**N-Element, Frequency-Dependent S-Parameters****N-Element Instance Netlist Format**

The N element is characterized by a set of frequency-dependent scattering (S) parameters, compatible with the N-element from Maxwell Spicelink™. The N-element has the netlist format:

```
Nxxx n1+ n1-... nN+ nN- file_reference
```

Each of the N ports is a pair of terminals, positive and negative: *n1+ n1-* through *nN+ nN-*.

**N-Element Instance Netlist Example**

```
Nmain 20 0 21 0 22 0 23 0 freq_data.txt
```

**Notes**

1. The *file\_reference* refers to an external file (usually with a **.fws** extension) containing the S-parameter data. See *File References* in the Nexxim Netlist File Format topic for details.
2. The format of the S-parameter data file is:

```

#
# S-parameter data for model modelname
#

Nports =number of pos/neg pairs

Freq_min =minimum frequency (Hz)

Freq_max =maximum frequency (Hz)

Npoints =number of frequency points in file

Zref =reference impedance

#

freq_min smag11 sphase 11 smag12 sphase12 ...

freq2 smag11 sphase 11 smag12 sphase12 ...
...
freqi smag11 sphase 11 smag12 sphase12 ...
...


freq_max smag11 sphase 11 smag12 sphase12 ...

end of file

```

3. The **Npoints** parameter specifies the number of frequency points (including zero frequency) that follow. The **Zref** parameter specifies the constant, frequency-independent reference impedance that was used for all the ports, typically 50 Ohms.
4. The frequencies *freq1*, *freq2*, ... should be on a regular grid from *Freq\_min* to *Freq\_max* with steps of size  $(Freq\_max - Freq\_min)/(Npoints - 1)$ . *Freq\_min* is always zero when the data comes from Maxwell Spicelink.
5. The magnitude is absolute magnitude (not dB) and the phase is in degrees. The S-parameter matrix is specified as a full matrix.

## Voltage-Controlled Current Source, Piecewise Linear



The P element is a piecewise linear dependent voltage-controlled current source generated for Nexxim by Maxwell Spicelink. The netlist format for the P element is:

```
Pxxxx n+ n- ISRC V(c1) [V(c2)] modelname
```

*n+* is the positive node and *n-* is the negative node of the current source. **ISRC** is required for the P element type. *c1* and *c2* are the nodes whose voltages control the P current source. *modelname* is the name of a .MODEL statement of type **PWL** elsewhere in the netlist.

#### Piecewise Linear VCCS Netlist Example

```
Pgclamp 6 3 ISRC V(7) pwrclamp
```

```
Ppullup 6 2 ISRC (V13) V(8) pulldown
```

**Note:**

1. The PWL model allows a single dependent dataset, which can be controlled by one or two independent datasets. The model for a P-element PWL dependent source with one independent variable and one dependent variable has the following netlist syntax:

```
.MODEL modelName PWL TABLE= (
+ data_block
+ ) [extrapolation1] [extrapolation2] ...
```

The syntax for a one-independent variable , one-dependent variable block (*data\_block*) is:

```
+ count,
+ i1, ... , + icount,
+ 1
+ d2, ... dcount
```

2. The syntax for a PWL model with two independent variables and one dependent variable has the following netlist syntax:

```
.MODEL modelName PWL TABLE= (
+ count1
+ i11, ... i1count1,
+ 0,
+ data_block1
...
+ data_blockcount1
+ ) [extrapolation1] [extrapolation2] ...
```

The *modelName* is the name used by the P-elements that refer to this model. The keyword **PWL** is required.

3. The **TABLE** data describes families of curves, that allow the simulator to interpolate over one controlling variable at a time. The basic syntax block (*data\_block*) consists of one independent variable and one dependent variable. The independent variable data is introduced by the number of data points for that variable (*count*), followed by the data points ( $i_{11}, \dots, i_{1count1}$ ). The independent variable dataset is followed by the set of dependent variable data, introduced by a 1 (representing the number of dependent variables), the dependent data points ( $d_2, \dots, d_{count}$ ). See **Example 1**.
4. If there are two independent variables, the outer variable is specified first, starting with the number of data points for that variable (*count1*), the data points ( $i_{11}, \dots, i_{1count1}$ ). The second or inner independent variable points and all the dependent data is introduced by a zero (**0**), then by *count1* independent-dependent blocks of data, one block for each point in ( $i_{11}, \dots, i_{1count1}$ ). See **Example 2**.
5. The table data can be followed by the extrapolation specifications, one for each set of independent data. Each *extrapolation* specifies the type of extrapolation to use: **linear**, **constant**, or **periodic**. **Linear** is the default

## PWL Dependent Source Model Examples

### Example 1

The first example models a source with one independent variable **i1** and one dependent variable **d1** with the ten data points listed in the following table:

**Table 11:**  
**Example 1**  
**PWL Model**  
**Data**

i1	d1
-3.3	3.0e-7
-3.2	2.9e-7
-3.1	2.9e-7
-3.0	2.8e-7
-2.9	2.8e-7
-2.8	2.7e-7
-2.7	2.7e-7
-2.6	2.6e-7
-2.5	2.6e-7

i1	d1
-2.4	2.5e-7

The .MODEL statement for example 1 is:

```
.MODEL pwrclamp PWL TABLE=( + 10 $ Start of independent variable
data
+ -3.3, -3.2, -3.1, -3.0, -2.9,
+ -2.8, -2.7, -2.6, -2.5, -2.4,
+ 1 $ Start of dependent variable data
+ 3.0e-007, 2.9e-007, 2.9e-007, 2.8e-007, 2.8e-007,
+ 2.7e-007, 2.7e-007, 2.6e-007, 2.6e-007, 2.5e-007
+ ) LINEAR
```

### Example 2

The second example models a source with two independent variables i1 and i2, and one dependent variable d1 with the 13 data points listed in the following table:


**Table 12: Example  
2 PWL Model  
Data**

i1	i2	d1
0	0	0
0	1	0
0	2	0
1	-0.5	-0.04979
1	-0.4	-0.04152
1	-0.3	-0.03233
1	-0.2	-0.02176
1	-0.1	-0.01096
1	-0.0	4.85e-9
1	0.1	0.01082
1	0.2	0.02121
1	0.3	0.03117
1	0.4	0.04072

The .MODEL statement for example 2 is:

```
.MODEL pulldown PWL TABLE=(
+ 2, 0.0 1.0, $ First independent variable
+ 0, $ Start of nested data
+ 3, 0.0, 1.0, 2.0 $ First inner block
+ 1, $ Start of dependent variable data for first block
+ 0.0, 0.0, 0.0
+ 10, $ Second inner block
+ -0.5, -0.4, -0.3, -0.2, -0.1,
+ 0.0, 0.1, 0.2, 0.3, 0.4,
+ 1 $ Start of dependent variable data for second block
+ -0.04979, -0.04152, -0.03233, -0.02176, -0.01096,
+ 4.85e-9, 0.01082, 0.02121, 0.03117, 0.04072
+ ) CONSTANT LINEAR
```

## S-Element Voltage-Controlled Switch



### S-Element Voltage-Controlled Switch Instance Netlist Format

The S-element voltage-controlled switch is generated for Nexxim by Maxwell Spicelink™. This element has the netlist format:

```
Sxxx n+ n- c+ c- modelname
```



$n+$  and  $n-$  are the positive and negative signal voltage nodes.  $c+$  and  $c-$  are the positive and negative control voltage nodes. *modelName* is the name of a .MODEL statement of type **SW** elsewhere in the netlist. See the SW Switch Model description for the operation of the switch.

### S-Element Voltage-Controlled Switch Instance Netlist Example

```
s1 1 2 3 4 switch1
```

### SW Switch Model

The SW model statement has the following netlist syntax:

```
.MODEL modelName SW [model_parameters]
```

The *modelName* is the name used by S-elements to reference this model definition. The keyword **SW** is required for voltage-controlled switch models.

**Table 13: SW Model Parameters**

Parameter	Description	Units	Default
<b>ROFF</b>	OFF resistance	Ohm	1.0e12
<b>RON</b>	ON resistance	Ohm	1.0
<b>VT</b>	Threshold voltage	Volt	0.0

### SW Switch Model Netlist Example

```
.MODEL switch1 SW ROFF=1.7 RON=5e+6 VT=5.0
```

### SW Switch Model Notes

1. The switch model describes an almost-ideal switch. Properly selected on and off resistances can effectively be zero and infinity by comparison with other circuit elements.
2. The switch is set to ON when  $[V(c+) - V(c-)] > VT$ . In the ON state, the resistance from  $n+$  to  $n-$  is **Ron**. The switch is set to OFF when  $[V(c+) - V(c-)] \leq VT$ . In the OFF state, the resistance from  $n+$  to  $n-$  is **Roff**.



---

# 21 - Microstrip Elements

This topic describes the following Microstrip substrate distributed elements:

## General Components

["Air Bridge, Rectangular Cross Section"](#) on page 21-4

["Bond Pad"](#) on page 21-5

["Dielectric Resonator, Band Pass"](#) on page 21-7

["Dielectric Resonator, Band Stop"](#) on page 21-9

["Step"](#) on page 21-10

["Tee, Reference Planes at Center"](#) on page 21-12

["Tee, Reference Planes at Edge"](#) on page 21-13

["Compensated TEE"](#) on page 21-15

["Via Through Hole"](#) on page 21-15

["Via Through Hole with Reference"](#) on page 21-17

["Via Pad"](#) on page 21-18

["Via Pad with Reference"](#) on page 21-20

## Bends

["Bend, Arbitrary Angle"](#) on page 21-21

["Bend, Unmitered"](#) on page 21-24

["Bend, Mitered"](#) on page 21-25

["Bend, Optimally Mitered"](#) on page 21-27

["Bend, Radial"](#) on page 21-28

## Capacitors

["Interdigital Capacitor, Series"](#) on page 21-30

["Interdigital Capacitor, Parallel"](#) on page 21-32

["Thin Film Capacitor, Physical, T/Q"](#) on page 21-35

["MIM Rectangular Capacitor, Loss Specified"](#) on page 21-37

["MIM Rectangular Capacitor, Q Specified"](#) on page 21-38

["MIM Rectangular Capacitor, C and Loss Specified"](#) on page 21-39

["MIM Rectangular Capacitor, C and Q Specified"](#) on page 21-41

["MIM Circular Capacitor, Loss Specified"](#) on page 21-43

["MIM Circular Capacitor, Q Specified"](#) on page 21-44

### **Coupled Bends**

["Coupled Bend"](#) on page 21-46

### **Coupled Lines**

["Coupled Lines, Open Ends Opposite Side, Symmetric"](#) on page 21-47

["Multi-Coupled Lines, Symmetric, Physical Length"](#) on page 21-48

["Multi-Coupled Lines, Differential Pairs, Field Solver"](#) on page 21-50

["Multi-Coupled Lines, Asymmetric"](#) on page 21-53

### **Couplers**

["Branch Line Coupler"](#) on page 21-55

["Ring Coupler"](#) on page 21-57

["Lange Coupler, Physical Length"](#) on page 21-59

["Lange Coupler, Electrical Length"](#) on page 21-61

### **Cross Junctions**

["Cross Junction"](#) on page 21-63

### **Gaps**

["Gap, Symmetric"](#) on page 21-64

["Gap, Asymmetric"](#) on page 21-65

### **Inductors**

["Rectangular Inductor"](#) on page 21-66

["Spiral Inductor"](#) on page 21-68

### **Open-Ended Lines**

["Open End Effect"](#) on page 21-70

["Open Stub, Physical Length"](#) on page 21-72

["Open Stub, Physical Length with Reference"](#) on page 21-73

["Open Stub, Electrical Length"](#) on page 21-75

["Open Stub, Electrical Length with Reference"](#) on page 21-76

### **Radial Stubs**

["Radial Stub, Butterfly, Aperture Width Specified"](#) on page 21-77

["Radial Stub, Butterfly, Inner Radius Specified"](#) on page 21-79

["Radial Stub, Butterfly, Stub Edge Specified"](#) on page 21-81

["Radial Stub, Series, Aperture Width Specified"](#) on page 21-83

["Radial Stub, Series, Inner Radius Specified "](#) on page 21-86

["Radial Stub, Series, Stub Edge Specified"](#) on page 21-88

["Radial Stub, Shunt, Aperture Width Specified"](#) on page 21-90

["Radial Stub, Shunt, Inner Radius Specified"](#) on page 21-92

["Radial Stub, Shunt, Stub Edge Specified"](#) on page 21-94

### **Shorted Stubs**

["Shorted Stub, Physical Length"](#) on page 21-95

["Shorted Stub, Physical Length with Reference"](#) on page 21-96

["Shorted Stub, Electrical Length"](#) on page 21-98

["Shorted Stub, Electrical Length with Reference"](#) on page 21-99

### **Tapered Lines**

["Tapered Line, W Specified, with Reference"](#) on page 21-100

["Tapered Line, W Specified, Impedance Taper"](#) on page 21-102

["Tapered Line, W Specified, Exponential Width Taper"](#) on page 21-103

["Tapered Line, W Specified, Linear Width Taper"](#) on page 21-105

### **Thin-Film Resistors**

["Thin-Film Resistor, Bulk Resistivity"](#) on page 21-106

["Thin-Film Resistor, Surface Resistivity"](#) on page 21-107

### **Transmission Lines**

["Transmission Line, Field Solver"](#) on page 21-109

["Transmission Line, Physical Length"](#) on page 21-111

["Transmission Line, Physical Length with Reference"](#) on page 21-112

["Transmission Line, Electrical Length"](#) on page 21-113

["Transmission Line, Electrical Length with Reference"](#) on page 21-114

## Y Junctions

["Y Junction"](#) on page 21-116

This topic also describes the microstrip substrate type.


["Selecting a Microstrip Substrate"](#) on page 21-119

["Creating a Custom Microstrip Substrate"](#) on page 21-120

["Selecting a Substrate at the Component Level"](#) on page 21-121

["Microstrip Substrate Model"](#) on page 21-122

## Air Bridge, Rectangular Cross Section



## Netlist Form

An instance of a microstrip air bridge with rectangular cross-section has the following Nexxim netlist syntax:

```
Axxx n1 n2 [W=val] [T=val] [L=val] [R=val] COMPONENT=msjump
+ SUBSTRATE=substrate_name
```

*n1* and *n2* are the nodes connected to the bridge. The entry **COMPONENT=msjump** identifies the element.

The entry **SUBSTRATE=substrate\_name** identifies the microstrip substrate model name selected for the design (see ["Selecting a Microstrip Substrate"](#) on page 21-119). See the ["Microstrip Substrate Model"](#) on page 21-122 for information on this substrate type.

**Table 4: Air Bridge Instance Parameters**

Parameter	Description	Units	Default
<b>W</b>	Width of jumper wire	Meter	0.5e-3
<b>T</b>	Thickness of jumper wire	Meter	0.1e-3
<b>L</b>	Length of jumper wire	Meter	1.0e-3
<b>R</b>	Resistivity of the wire	μohm/cm	0.0


## Netlist Example

```
Ajumper1 1 2 W=0.3e-3 T=0.05e-3 L=0.8e-3 COMPONENT=msjump
+ SUBSTRATE=FR4
```

where FR4, the selected layout technology or substrate type, has a definition such as:

```
.SUB FR4 MS( H=7.6200e-004 Er=4.4 TAND=0.02 TANM=0
+ MSat=0 MRem=0 HU=0.00508 MET1=1.72413793103448
+ T1=1.7145e-005 RGH=0mil)
```

## Bond Pad



### Netlist Format

A bond pad instance has the following netlist format:

```
Axxx n1 [X=val] [Y=val] D=val
```

```
COMPONENT=msbondpad SUBSTRATE=substrate_name
```

n1 is the name of the node attached to the pad. The entry **COMPONENT=msbondpad** identifies the element as a bond pad.

The entry **SUBSTRATE=substrate\_name** identifies the microstrip substrate model name selected for the design (see ["Selecting a Microstrip Substrate"](#) on page 21-119). See the ["Microstrip Substrate Model"](#) on page 21-122 for information on this substrate type.



Table 5: Bond Pad Instance Parameters

Parameter	Description	Unit	Default
X	Length of the bonding pad	Meter	2.0e-3
Y	Width of the bonding pad	Meter	1.0e-3

### Netlist Example

```
Apad1 Port1 X=1e-3 Y=2e-3 COMPONENT=msbondpad SUBSTRATE=FR4
```



where FR4, the selected layout technology or substrate type, has a definition such as:

```
.SUB FR4 MS( H=7.6200e-004 Er=4.4 TAND=0.02 TANM=0
+ MSat=0 MRem=0 HU=0.00508 MET1=1.72413793103448
+ T1=1.7145e-005 RGH=0mil)
```

### Notes

1. **[Microstrip]** The model includes dispersion effects.

## Dielectric Resonator, Band Pass



## Netlist Format

A dielectric resonator, bandpass instance has the following netlist format:

```
Axxx n1 n2 W=val D=val HD=val SDR=val ER=val L=val S=val HT=val
```

```
[HS=val ES=val] COMPONENT=dielectric_resonator_bandpass
SUBSTRATE=substrate_name
```

*n1* is the name of the node attached to the pad. The entry **COMPONENT=dielectric\_resonator\_bandpass** identifies the element.

The entry **SUBSTRATE=substrate\_name** identifies the microstrip substrate model name selected for the design (see ["Selecting a Microstrip Substrate"](#) on page 21-119). See the ["Microstrip Substrate Model"](#) on page 21-122 for information on this substrate type.

**Table 6: DRBP Instance Parameters**

Parameter	Description	Unit	Default
<b>W</b>	Width of the MS	Meter	1e-3
<b>D</b>	Diameter of the DR	Meter	5e-3
<b>HD</b>	Height of the DR	Meter	4e-3
<b>SDR</b>	Conductivity of DR	mho-meter	1e-16
<b>ER</b>	Dielectric constant of DR	None	35.0
<b>L</b>	Length of reference plane to center of DR	Meter	50e-3
<b>S</b>	Distance between DR and MS	Meter	0.3e-3
<b>HT</b>	Distance between cover and the top of the DR	Meter	0.8e-3
<b>HS</b>	Height of the standup layer	Meter	0
<b>ES</b>	Dielectric constant of the standup layer	None	1

## Netlist Example

```
Adrbp1 Port1 Port 2 W=0.5e-3 D=3.4e-3 HD=2e-3
COMPONENT=dielectric_resonator_bandpass SUBSTRATE=FR4
```


where FR4, the selected layout technology or substrate type, has a definition such as:

```
.SUB FR4 MS( H=7.6200e-004 Er=4.4 TAND=0.02 TANM=0
+ MSat=0 MRem=0 HU=0.00508 MET1=1.72413793103448
+ T1=1.7145e-005 RGH=0mil)
```

## Notes

1. The resonator dimensions should satisfy  $0.1 < D/HD < 10$ .

## Dielectric Resonator, Band Stop



### Netlist Format

A dielectric resonator, bandstop instance has the following netlist format:

```
Axxx n1 n2 W=val D=val HD=val SDR=val ER=val L=val S=val HT=val
```

```
[HS=val ES=val] COMPONENT=dielectric_resonator_bandstop  
SUBSTRATE=substrate_name
```

*n1* is the name of the node attached to the pad. The entry **COMPONENT=dielectric\_resonator\_bandstop** identifies the element.

The entry **SUBSTRATE=***substrate\_name* identifies the microstrip substrate model name selected for the design (see ["Selecting a Microstrip Substrate"](#) on page 21-119). See the ["Microstrip Substrate Model"](#) on page 21-122 for information on this substrate type.

**Table 7: DRBS Instance Parameters**

Parameter	Description	Unit	Default
<b>W</b>	Width of the MS	Meter	1e-3
<b>D</b>	Diameter of the DR	Meter	5e-3
<b>HD</b>	Height of the DR	Meter	4e-3
<b>SDR</b>	Conductivity of DR	mho-meter	1e-16
<b>ER</b>	Dielectric constant of DR	None	35.0
<b>L</b>	Length of reference plane to center of DR	Meter	50e-3
<b>S</b>	Distance between DR and MS	Meter	0.3e-3
<b>HT</b>	Distance between cover and the top of the DR	Meter	0.8e-3
<b>HS</b>	Height of the standup layer	Meter	0
<b>ES</b>	Dielectric constant of the standup layer	None	1

### Netlist Example

```
Adrbs1 Port1 Port 2 W=0.5e-3 D=3.4e-3 HD=2e-3
COMPONENT=dielectric_resonator_bandstop SUBSTRATE=FR4
```


where FR4, the selected layout technology or substrate type, has a definition such as:


```
.SUB FR4 MS( H=7.6200e-004 Er=4.4 TAND=0.02 TANM=0
+ MSat=0 MRem=0 HU=0.00508 MET1=1.72413793103448
+ T1=1.7145e-005 RGH=0mil)
```

### Notes

1. The resonator dimensions should satisfy  $0.1 < D/HD < 10$ .

### Step





### Netlist Format

A step instance has the following netlist format:

```
Axxx n1 n2 W1=val W2=val D=val [NSUM=val]
```

```
COMPONENT=step SUBSTRATE=substrate_name
```

*n1* and *n2* are the names of the nodes attached to the step. The entry **COMPONENT=step** identifies the element as a step.

The entry **SUBSTRATE=substrate\_name** identifies the microstrip substrate model name selected for the design (see ["Selecting a Microstrip Substrate"](#) on page 21-119). See the ["Microstrip Substrate Model"](#) on page 21-122 for information on this substrate type.

**Table 8: Step Instance Parameters**

Parameter	Description	Unit	Default
<b>W1</b>	Width of line connected to node n1	Meter	1e-3
<b>W2</b>	Width of line connected to node n2	Meter	1e-3
<b>D</b>	Offset between lines	Meter	Calculated

### Netlist Example

```
A23 Port1 Port2 W1=1e-3 W2=2e-3 D=0.5e-3 COMPONENT=STEP
SUBSTRATE=FR4
```

where FR4, the selected layout technology or substrate type, has a definition such as:

```
.SUB FR4 MS( H=7.6200e-004 Er=4.4 TAND=0.02 TANM=0
+ MSat=0 MRem=0 HU=0.00508 MET1=1.72413793103448
+ T1=1.7145e-005 RGH=0mil)
```


### Notes

1. **[Microstrip]** The model is valid for frequencies much less than the cutoff frequency of the second higher order mode of the planar waveguide model of the wide microstrip.
2. **[All]** If offset D parameter not specified, it is calculated as  $(|W1-W2|)/2$ .
3. **[Microstrip]** Radiation loss is calculated if HU is not specified in the .SUB statement.

**References**

1. R. Hoffmann, *Handbook of Microwave Integrated Circuits*, Artech House, 1987.

**Tee, Reference Planes at Center**



**Netlist Format**

A tee instance has the following netlist format:

```
Axxx n1 n2 n3 W1=val W2=val W3=val [NSUM=val]
```

```
COMPONENT=tee SUBSTRATE=substrate_name
```

n1, n2, and n3 are the names of the nodes attached to the tee. The entry **COMPONENT=tee** identifies the element as a tee.

The entry **SUBSTRATE=substrate\_name** identifies the microstrip substrate model name selected for the design (see "Selecting a Microstrip Substrate" on page 21-119). See the "Microstrip Substrate Model" on page 21-122 for information on this substrate type.

**Table 9: Tee Instance Parameters**

Parameter	Description	Unit	Default
<b>W1</b>	Width of line connected to node n1	Meter	1e-3
<b>W2</b>	Width of line connected to node n2	Meter	1e-3

<b>W3</b>	Width of line connected to node n3	Meter	1e-3
<b>NSUM</b>	Number of modes considered in the field expansion	None	3

### Netlist Example

```
A23 Port1 Port2 Port3 W1=1e-3 W2=2e-3 W3=3e-3
+ COMPONENT=TEE SUBSTRATE=FR4
```


where FR4, the selected layout technology or substrate type, has a definition such as:

```
.SUB FR4 MS( H=7.6200e-004 Er=4.4 TAND=0.02 TANM=0
+ MSat=0 MRem=0 HU=0.00508 MET1=1.72413793103448
+ T1=1.7145e-005 RGH=0mil)
```

### Notes

1. **[All substrates]** The collinear lines are connected to nodes n1 and n2 and have widths W1 and W2; the perpendicular line is connected to node n3 and has width W3.
2. **[All substrates]** The n1, n2 reference plane is centered on the width of the line connected to node n3 (width W3).
3. **[All substrates]** If  $W1 > W2$ : Node n3 is collinear with W1.
4. **[All substrates]** If  $W2 > W1$ : Node n3 is collinear with W2.
5. **[Microstrip]** Radiation loss is calculated if HU is not specified in the .SUB statement.
6. **[Microstrip]** To get accurate results, the following condition should be satisfied:  $H/\lambda_g \ll 1$ , where  $\lambda_g$  is the guide wavelength in the substrate dielectric.

## Tee, Reference Planes at Edge



## Netlist Format

A tee instance has the following netlist format:

```
Axxx n1 n2 n3 W1=val W2=val W3=val [NSUM=val]
```

```
COMPONENT=tee_edge_referenced SUBSTRATE=substrate_name
```

$n1$ ,  $n2$ , and  $n3$  are the names of the nodes attached to the tee. The entry **COMPONENT=tee\_edge\_referenced** identifies the element.

The entry **SUBSTRATE=substrate\_name** identifies the microstrip substrate model name selected for the design (see ["Selecting a Microstrip Substrate"](#) on page 21-119). See the ["Microstrip Substrate Model"](#) on page 21-122 for information on this substrate type.

**Table 10: Tee Instance Parameters**

Parameter	Description	Unit	Default
<b>W1</b>	Width of line connected to node n1	Meter	1e-3
<b>W2</b>	Width of line connected to node n2	Meter	1e-3
<b>W3</b>	Width of line connected to node n3	Meter	1e-3
<b>NSUM</b>	Number of modes considered in the field expansion	None	3

## Netlist Example

```
A23 Port1 Port2 Port3 W1=1e-3 W2=2e-3 W3=3e-3
+ COMPONENT=tee_edge_referenced SUBSTRATE=FR4
```

where FR4, the selected layout technology or substrate type, has a definition such as:


```
.SUB FR4 MS( H=7.6200e-004 Er=4.4 TAND=0.02 TANM=0
+ MSat=0 MRem=0 HU=0.00508 MET1=1.72413793103448
+ T1=1.7145e-005 RGH=0mil)
```

## Notes

1. **[All substrates]** The collinear lines are connected to nodes  $n1$  and  $n2$  and have widths  $W1$  and  $W2$ ; the perpendicular line is connected to node  $n3$  and has width  $W3$ .
2. **[All substrates]** If  $W1 > W2$ : Node  $n3$  is collinear with  $W1$ .
3. **[All substrates]** If  $W2 > W1$ : Node  $n3$  is collinear with  $W2$ .
4. **[Microstrip]** Radiation loss is calculated if  $HU$  is not specified in the `.SUB` statement.
5. **[Microstrip]** To get accurate results, the following condition should be satisfied:  $H/\lambda_g \ll 1$ , where  $\lambda_g$  is the guide wavelength in the substrate dielectric.



## Compensated TEE



**NOTE:** There is no netlist form for this component. It is available for Planar EM simulation only.

$n1$ ,  $n2$ , and  $n3$  are the names of the nodes attached to the tee.


**Table 11: Compensated TEE Instance Parameters**

Parameter	Description	Unit	Default
<b>W</b>	Conductor width at ports 1 and 2	Meter	0.001
<b>W3</b>	Conductor width at port 3	None	0.001
<b>D</b>	Notch depth	Meter	0.001
<b>ANG</b>	Notch angle	Degree	45

### Notes

1. This model is available for Planar EM simulation only.
2. The notch angle coincides with the center of the line on port 3.
3. The structure is de-embedded to the reference planes that coincide with the edges of  $W$  and  $W3$ , respectively, unless the notch angle or depth causes the edges of the notch to fall outside the rectangle transcribed by the physical dimensions  $W$  and  $W3$ . In that case, the reference planes are transferred to the outermost corners of the notch.
4. If a substrate is not defined for the component, the Layout stackup or Footprint stackup may be used.

## Via Through Hole



### Netlist Format

A via hole instance has the following netlist format:

```
Axxx n1 [D=val] [DG=val] COMPONENT=viahole SUBSTRATE=substrate_name
```

*n1* is the name of the node attached to the via through hole. The other node is ground, and is not specified in the syntax. The entry **COMPONENT=viahole** identifies the element as a via through hole.

The entry **SUBSTRATE=***substrate\_name* identifies the microstrip substrate model name selected for the design (see ["Selecting a Microstrip Substrate"](#) on page 21-119). See the ["Microstrip Substrate Model"](#) on page 21-122 for information on this substrate type.

**Table 12: Via Through Hole Instance Parameters**

Parameter	Description	Unit	Default
<b>D</b>	Diameter of upper via hole	Meter	1e-3
<b>DG</b>	Diameter of lower via hole	Meter	D

### Netlist Example

```
A19 Port1 D=0.001 COMPONENT=viahole SUBSTRATE=FR4
```


where FR4, the selected layout technology or substrate type, has a definition such as:

```
.SUB FR4 MS( H=7.6200e-004 Er=4.4 TAND=0.02 TANM=0
+ MSat=0 MRem=0 HU=0.00508 MET1=1.72413793103448
+ T1=1.7145e-005 RGH=0mil)
```

### Notes

1. **[All substrates]** If metallization is not specified in the referenced substrate definition, the via element behaves as an inductance only.
2. **[Microstrip]** To get accurate results, set  $H \ll \lambda$ , where:  
 $\lambda$  is the wavelength,  $H$  is the substrate height defined in the referenced substrate type.
3. **[Microstrip]** Radiation loss is included if the cover height is not defined in the substrate definition.

## Via Through Hole with Reference



### Netlist Format

A via hole instance has the following netlist format:

```
Axxx n1 n2 [D=val] [DG=val] COMPONENT=viahole SUBSTRATE=substrate_  
name
```

$n1$  and  $n2$  are the names of the node attached to the via through hole. The entry **COMPONENT=viahole** identifies the element as a via through hole.

The entry **SUBSTRATE**=*substrate\_name* identifies the microstrip substrate model name selected for the design (see ["Selecting a Microstrip Substrate"](#) on page 21-119). See the ["Microstrip Substrate Model"](#) on page 21-122 for information on this substrate type.

**Table 13: Via Through Hole Instance Parameters**

Parameter	Description	Unit	Default
<b>D</b>	Diameter of upper via hole	Meter	1e-3
<b>DG</b>	Diameter of lower via hole	Meter	D

### Netlist Example

```
A21 Port1 net_31 D=0.001 COMPONENT=viahole SUBSTRATE=FR4
```


where FR4, the selected layout technology or substrate type, has a definition such as:


```
.SUB FR4 MS( H=7.6200e-004 Er=4.4 TAND=0.02 TANM=0
+ MSat=0 MRem=0 HU=0.00508 MET1=1.72413793103448
+ T1=1.7145e-005 RGH=0mil)
```

### Notes

1. **[All substrates]** If metalization is not specified in the referenced substrate definition, the via element behaves as an inductance only.
2. **[Microstrip]** To get accurate results, set  $H \ll \lambda$ , where:  $\lambda$  is the wavelength,  $H$  is the substrate height defined in the referenced substrate type.
3. **[Microstrip]** Radiation loss is included if the cover height is not defined in the substrate type.

## Via Pad





### Netlist Format

A via pad instance has the following netlist format:

```
Axxx n1 [n2 n3 n4] [D=val] [DG=val] [W=val]
```

```
COMPONENT=viapad SUBSTRATE=substrate_name
```

*n1* through *n4* are the names of the nodes attached to the via pad. Any nodes not specified are modeled as open stubs. A fifth node is connected to ground, and is not shown in the syntax. The entry **COMPONENT=viapad** identifies the element as a via pad.

The entry **SUBSTRATE=***substrate\_name* identifies the microstrip substrate model name selected for the design (see ["Selecting a Microstrip Substrate"](#) on page 21-119). See the ["Microstrip Substrate Model"](#) on page 21-122 for information on this substrate type.

**Table 14: Via Through Hole Instance Parameters**

Parameter	Description	Unit	Default
<b>D</b>	Diameter of upper via hole	Meter	0.5e-3
<b>DG</b>	Diameter of lower via hole	Meter	D
<b>W</b>	Width and length of square pad	Meter	1e-3

### Netlist Example

```
A23 Port1 Port2 Port3 Port4 D=0.0005 W=0.001
+ COMPONENT=viapad SUBSTRATE=FR4
```



where FR4, the selected layout technology or substrate type, has a definition such as:

```
.SUB FR4 MS( H=7.6200e-004 Er=4.4 TAND=0.02 TANM=0
+ MSat=0 MRem=0 HU=0.00508 MET1=1.72413793103448
+ T1=1.7145e-005 RGH=0mil)
```


### Notes

1. **[All substrates]** The pad is connected through a via to a ground.
2. **[All substrates]** The pad is square.
3. **[All substrates]** Unconnected nodes are considered to be open.
4. **[All substrates]** Transitions to connected transmission lines are not included in this model.

### Via Pad with Reference



### Cross Section



## Netlist Format

A via pad instance has the following netlist format:

```
Axxx n1 [n2 n3 n4 n5] [D=val] [DG=val] [W= val]
```

```
COMPONENT=viapad SUBSTRATE=substrate_name
```

$n1$  through  $n5$  are the names of the nodes attached to the via pad. Any nodes not specified are modeled as open stubs. The entry **COMPONENT=viapad** identifies the element as a via pad.

The entry **SUBSTRATE=substrate\_name** identifies the microstrip substrate model name selected for the design (see ["Selecting a Microstrip Substrate"](#) on page 21-119). See the ["Microstrip Substrate Model"](#) on page 21-122 for information on this substrate type.

**Table 15: Via Through Hole with Reference Instance Parameters**

Parameter	Description	Unit	Default
<b>D</b>	Diameter of upper via hole	Meter	0.5e-3
<b>DG</b>	Diameter of lower via hole	Meter	D
<b>W</b>	Width and length of square pad	Meter	1e-3

## Netlist Example

```
A23 Port1 Port2 Port3 Port4 net_49 D=0.0005 W=0.001
+ COMPONENT=viapad SUBSTRATE=FR4
```



where FR4, the selected layout technology or substrate type, has a definition such as:

```
.SUB FR4 MS( H=7.6200e-004 Er=4.4 TAND=0.02 TANM=0
+ MSat=0 MRem=0 HU=0.00508 MET1=1.72413793103448
+ T1=1.7145e-005 RGH=0mil)
```

## Notes

1. **[All substrates]** The pad is connected through a via to a ground.
2. **[All substrates]** The pad is square.
3. **[All substrates]** Unconnected nodes are considered to be open.
4. **[All substrates]** Transitions to connected transmission lines are not included in this model.

## Bend, Arbitrary Angle



**Netlist Form**

`Axxxx n1 n2 W=val ANG=val M=val`

`COMPONENT=ms_bend_arbitrary_angle    SUBSTRATE=substrate_name`

*n1* and *n2* are the names of the nodes attached to the arbitrary-angled bend.  
 The entry `COMPONENT=ms_bend_arbitrary_angle` is required.

The entry `SUBSTRATE=substrate_name` identifies the microstrip substrate model name selected for the design (see "[Selecting a Microstrip Substrate](#)" on page 21-119). See the "[Microstrip Substrate Model](#)" on page 21-122 for information on this substrate type.

**Table 16: Arbitrary-Angle Bend Instance Parameters**

Parameter	Description	Unit	Default
-----------	-------------	------	---------



<b>W</b>	Width of line	Meter	0.001
<b>ANG</b>	Angle of bend	Degree	45
<b>M</b>	Miter ratio (S/D in figure). Range is from 0 (no miter) to 1	None	0

### Netlist Example

```
Abend1 1 2 W=3e-4 ANG=30 M=0.3
+ COMPONENT=ms_bend_arbitrary_angle SUBSTRATE=FR4
```

where FR4, the selected layout technology or substrate type, has a definition such as:

```
.SUB FR4 MS( H=7.6200e-004 Er=4.4 TAND=0.02 TANM=0
+ MSat=0 MRem=0 HU=0.00508 MET1=1.72413793103448
+ T1=1.7145e-005 RGH=0mil)
```

### Notes

1. **[All substrates]** Reference planes coincide with the inside vertex of the corner.
2. **[Microstrip]** The frequency should be below the cutoff frequency of the first higher mode on the microstrip:

$$f_{cutoff} = \frac{C_0}{\sqrt{2W_{eff}E_{reff}}}$$

Where:

$C_0$  = speed of light in free space,

$W_{eff}$  = effective width of microstrip,


$E_{reff}$  = effective dielectric constant

### References

1. Wolff, G. Kompa, and R. Mehran, "Calculation method for microstrip discontinuities and T-junctions," Electron. Lett., Vol. 8, 1972, pp. 177-179.
2. G. Kompa, and R. Mehran, "Planar waveguide model for calculating microstrip components," Electron. Lett., Vol. 11, 1975, pp. 459-460.

3. T. Okoshi, Planar Circuits for Microwaves and Lightwaves, Springer-Verlag, Berlin, New York, 1983.

## Bend, Unmitered



### Netlist Form

```
Axxxx n1 n2 W1=val W2=val [NSUM=val]
```

```
COMPONENT=unmitered_bend SUBSTRATE=substrate_name
```

$n1$  and  $n2$  are the names of the nodes attached to the unmitered bend. The entry **COMPONENT=unmitered\_bend** identifies the element as an unmitered bend.

The entry **SUBSTRATE=substrate\_name** identifies the microstrip substrate model name selected for the design (see ["Selecting a Microstrip Substrate"](#) on page 21-119). See the ["Microstrip Substrate Model"](#) on page 21-122 for information on this substrate type.

**Table 17: Unmitered Bend Instance Parameters**

Parameter	Description	Unit	Default
<b>W1</b>	Width of line 1	Meter	0.001
<b>W2</b>	Width of line 2	Meter	0.001
<b>NSUM</b>	Number of modes considered in the field expansion	None	3

### Netlist Example

```
Abend1 1 2 W1=3e-4 W2=5e-3 NSUM=3
+ COMPONENT=unmitered_bend SUBSTRATE=FR4
```

where FR4, the selected layout technology or substrate type, has a definition such as:

```
.SUB FR4 MS( H=7.6200e-004 Er=4.4 TAND=0.02 TANM=0
+ MSat=0 MRem=0 HU=0.00508 MET1=1.72413793103448
+ T1=1.7145e-005 RGH=0mil)
```


## Notes

1. **[All substrates]** This element refers to a right angle bend, where the two intersecting lines can be defined with different widths. The outer corner of the bend is not mitered.
2. **[All substrates]** Reference planes coincide with the inside vertex of the corner.
3. **[Microstrip]** Radiation loss is included if a cover is not specified in the substrate definition.

## References

1. Wolff, G. Kompa, and R. Mehran, "Calculation method for microstrip discontinuities and T-junctions," *Electron. Lett.*, Vol. 8, 1972, pp. 177-179.
2. G. Kompa, and R. Mehran, "Planar waveguide model for calculating microstrip components," *Electron. Lett.*, Vol. 11, 1975, pp. 459-460.
3. T. Okoshi, *Planar Circuits for Microwaves and Lightwaves*, Springer-Verlag, Berlin, New York, 1983.

## Bend, Mitered



## Netlist Form

```
Axxxx n1 n2 W1=val W2=val [NSUM=val]
```

```
COMPONENT=mitered_bend SUBSTRATE=substrate_name
```

$n1$  and  $n2$  are the names of the nodes attached to the mitered bend. The entry **COMPONENT=mitered\_bend** identifies the element as a mitered bend.

The entry **SUBSTRATE=substrate\_name** identifies the microstrip substrate model name selected for the design (see ["Selecting a Microstrip Substrate"](#) on page 21-119). See the ["Microstrip Substrate Model"](#) on page 21-122 for information on this substrate type.

**Table 18: Mitered Bend Instance Parameters**

Parameter	Description	Unit	Default
<b>W1</b>	Width of line 1	Meter	0.001
<b>W2</b>	Width of line 2	Meter	0.001
<b>NSUM</b>	Number of modes considered in the field expansion	None	3

### Netlist Example

```
A23 Port1 Port2 W1=3e-4 W2=5e-3
+ COMPONENT=mitered_bend SUBSTRATE=FR4
```

where FR4, the selected layout technology or substrate type, has a definition such as:

```
.SUB FR4 MS( H=7.6200e-004 Er=4.4 TAND=0.02 TANM=0
+ MSat=0 MRem=0 HU=0.00508 MET1=1.72413793103448
+ T1=1.7145e-005 RGH=0mil)
```

### Notes


1. **[All substrates]** This element corresponds to the case where the outer corner of the right-angle bend is mitered at an angle, such that the edges of the cut are on the intersection of the reference planes and the outer edges of the bend. In the case  $W1=W2$ , the angle of the cut is  $45^\circ$  and the miter ratio is 0.5.
2. **[All substrates]** Reference planes coincide with the inside vertex of the corner.
3. **[Microstrip]** Radiation loss is included if cover is not specified in the substrate definition.

### References

1. Wolff, G. Kompas, and R. Mehran, "Calculation method for microstrip discontinuities and T-junctions," *Electron. Lett.*, Vol. 8, 1972, pp. 177-179.
2. G. Kompas, and R. Mehran, "Planar waveguide model for calculating microstrip components," *Electron. Lett.*, Vol. 11, 1975, pp. 459-460.

3. T. Okoshi, *Planar Circuits for Microwaves and Lightwaves*, Springer-Verlag, Berlin, New York, 1983.

## Bend, Optimally Mitered



### Netlist Form

```
Axxxx n1 n2 W=val COMPONENT=optimally_mitered_bend
```

```
SUBSTRATE=substrate_name
```

$n1$  and  $n2$  are the names of the nodes attached to the mitered bend. The entry **COMPONENT=optimally\_mitered\_bend** identifies the element as a mitered bend.

The entry **SUBSTRATE=substrate\_name** identifies the microstrip substrate model name selected for the design (see ["Selecting a Microstrip Substrate"](#) on page 21-119). See the ["Microstrip Substrate Model"](#) on page 21-122 for information on this substrate type.

**Table 19: Mitered Bend Instance Parameters**

Parameter	Description	Unit	Default
<b>W</b>	Width of line	Meter	0.001

### Netlist Example

```
A23 Port1 Port2 Wl=3e-4
+ COMPONENT=optimally_mitered_bend SUBSTRATE=FR4
```

where FR4, the selected layout technology or substrate type, has a definition such as:


```
.SUB FR4 MS( H=7.6200e-004 Er=4.4 TAND=0.02 TANM=0
+ MSat=0 MRem=0 HU=0.00508 MET1=1.72413793103448
+ T1=1.7145e-005 RGH=0mil)
```

### Notes

1. **[All substrates]** Conditions for accurate results: Frequency  $\leq 18$  GHz,  $2.2 \leq \epsilon_r \leq 25$ ,  $W/H \geq 0.25$
2. **[All substrates]** The miter is  $45^\circ$  and the length  $W_c$  is given by

$$\frac{W_c}{W} = 2\sqrt{2} \times \left( 0.52 + 0.65 \times e^{\frac{-135W}{W}} \right)$$

## Bend, Radial



### Netlist Form

```
Axxxx n1 n2 W1=val R=val [ANG=val]
```

```
COMPONENT=radial_bend SUBSTRATE=substrate_name
```

$n1$  and  $n2$  are the names of the nodes attached to the radial bend. The entry `COMPONENT=radial_bend` identifies the element as a radial bend.

The entry `SUBSTRATE=substrate_name` identifies the microstrip substrate model name selected for the design (see ["Selecting a Microstrip Substrate"](#) on page 21-119). See the ["Microstrip Substrate Model"](#) on page 21-122 for information on this substrate type.

**Table 20: Radial Bend Instance Parameters**

Parameter	Description	Unit	Default
<b>W</b>	Width of line	Meter	0.001
<b>R</b>	Inner radius of bend	Meter	1e-20
<b>ANG</b>	Angle of bend	Degree	90

### Netlist Example

```
A23 Port1 Port2 W=1e-3 R=1e-6 ANG=75
+ COMPONENT=radial_bend SUBSTRATE=FR4
```

where FR4, the selected layout technology or substrate type, has a definition such as:

```
.SUB FR4 MS( H=7.6200e-004 Er=4.4 TAND=0.02 TANM=0
+ MSat=0 MRem=0 HU=0.00508 MET1=1.72413793103448
+ T1=1.7145e-005 RGH=0mil)
```


### Notes

1. **[All substrates]** This element corresponds to the case where the outer corner of the right-angle bend is mitered at an angle, such that the edges of the cut are on the intersection of the reference planes and the outer edges of the bend. In the case  $W1=W2$ , the angle of the cut is  $45^\circ$  and the miter ratio is 0.5.
2. **[All substrates]** Reference planes coincide with the inside vertex of the corner.
3. **[Microstrip]** Radiation loss is included if cover is not specified in the substrate definition.

### References

1. Wolff, G. Kompf, and R. Mehran, "Calculation method for microstrip discontinuities and T-junctions," *Electron. Lett.*, Vol. 8, 1972, pp. 177-179.
2. G. Kompf, and R. Mehran, "Planar waveguide model for calculating microstrip components," *Electron. Lett.*, Vol. 11, 1975, pp. 459-460.
3. T. Okoshi, *Planar Circuits for Microwaves and Lightwaves*, Springer-Verlag, Berlin, New York, 1983.

## Interdigital Capacitor, Series



Microstrip Elements 21-30



## Netlist Form

An instance of an interdigital capacitor, series has the netlist format:

```
AMSIKAPSExxxx n1 n2 N=val W=val S=val L=val WT=val WF1=val
WF2=val WCA=val GAP=val FT=val COMPONENT=icap_series
SUBSTRATE=substrate_name
```

*n1* and *n2* are the names of the nodes attached to the capacitor. The entry **COMPONENT=icap\_series** identifies the element.

The entry **SUBSTRATE=substrate\_name** identifies the microstrip substrate model name selected for the design (see ["Selecting a Microstrip Substrate"](#) on page 21-119). See the ["Microstrip Substrate Model"](#) on page 21-122 for information on this substrate type.

**Table 21: Interdigital Capacitor, Series Instance Parameters**

Parameter	Description	Unit	Default
<b>N</b>	Number of fingers	None	3
<b>W</b>	Width of fingers	Meter	0.1e-3
<b>S</b>	Spacing between fingers	Meter	0.1e-3
<b>L</b>	Length of overlap between fingers	Meter	1e-3
<b>WT</b>	Width of terminal strip	Meter	0.1e-3
<b>WF1</b>	Width of feedline at node n1	Meter	0.4e-3
<b>WF2</b>	Width of feedline at node n2	Meter	0.4e-3
<b>WCA</b>	Width of capacitor	Meter	Calculated
<b>GAP</b>	Gap between end of finger and terminal strip	Meter	0.1e-3
<b>FT</b>	Transition frequency	Hz	-1

## Netlist Example


```
AMSIKAPSE23 net1 Port2 N=5 W=0.001 S=0.0001 L=1.0e-3
+ COMPONENT=icap_series SUBSTRATE=FR4
```

where FR4, the selected layout technology or substrate type, has a definition such as:

```
.SUB FR4 MS( H=7.6200e-004 Er=4.4 TAND=0.02 TANM=0
+ MSat=0 MRem=0 HU=0.00508 MET1=1.72413793103448
+ T1=1.7145e-005 RGH=0mil)
```

## Notes

1. The feedline widths  $WF1$  and  $WF2$  must be less than or equal to the total width of the capacitor:  $WF1 \leq WCA$  and  $WF2 \leq WCA$ .
2. The finger width  $W$  and the spacing between adjacent fingers  $S$  are the same for all fingers.
3. The model takes into account the effect of the steps on the feedlines to the terminal strips.
4. The capacitor width  $WCA$  has a default value of  $(N \times W + S \times (N-1))$ .  $WCA$  can be set to a value larger than the default. An error results if  $WCA$  is set to less than the default.





5. The terminal strip width  $WT$  can be set to zero. In this case, the user must set  $WF1=WF2=WCA$ . The response does not include the effects of the terminal strips and the steps. The user must add these effects using TRL and STEP elements
6. When the number of fingers  $N$  is odd, the model assumes that  $(N+1)/2$  fingers are connected to node 1, while  $(N-1)/2$  fingers are connected to node 2 (see dimensional diagram above).
7. The model takes into account the capacitance at the end of each finger and the small strips of length  $GAP$  at the beginning of each finger (outside the overlap region).

## References

- [1] J. Hobdell, "Optimization of Interdigital Capacitors," IEEE Trans, on MTT, Sep 1979, pp. 788-791.
- [2] X She, and Y Chow, Interdigital Microstrip Capacitor as a Four-Port Network,"IEEE Proc. Pt. H, June 1986, pp. 191-197.

## Interdigital Capacitor, Parallel



### Netlist Form

An instance of an interdigital capacitor, parallel has the netlist format:

```
AMSICAPPxxxx n1 n2 N=val W=val S=val L=val WT=val WF1=val
WF2=val WCA=val GAP= val COMPONENT=icap_parallel SUBSTRATE=substrate_
name
```

$n1$  and  $n2$  are the names of the nodes attached to the capacitor. The entry **COMPONENT=icap\_parallel** identifies the element.

The entry **SUBSTRATE=substrate\_name** identifies the microstrip substrate model name selected for the design (see ["Selecting a Microstrip Substrate"](#) on page 21-119). See the ["Microstrip Substrate Model"](#) on page 21-122 for information on this substrate type.

**Table 22: Interdigital Capacitor, Parallel Instance Parameters**

Parameter	Description	Unit	Default
<b>N</b>	Number of fingers	None	3
<b>W</b>	Width of fingers	Meter	1e-3
<b>S</b>	Spacing between fingers	Meter	1e-3
<b>L</b>	Length of overlap between fingers	Meter	2e-3
<b>WT</b>	Width of terminal strip	Meter	0.75e-3
<b>WF1</b>	Width of feedline at node $n1$	Meter	1e-3
<b>WF2</b>	Width of feedline at node $n2$	Meter	1e-3
<b>WCA</b>	Width of capacitor	Meter	Calculated
<b>GAP</b>	Gap between end of finger and terminal strip	Meter	0.5e-3

### Netlist Example

```
AMSICAPP23 net1 Port2 N=5 W=0.001 S=0.0001 L=1.0e-3
+ COMPONENT=icap_parallel SUBSTRATE=FR4
```


where FR4, the selected layout technology or substrate type, has a definition such as:

```
.SUB FR4 MS( H=7.6200e-004 Er=4.4 TAND=0.02 TANM=0
+ MSat=0 MRem=0 HU=0.00508 MET1=1.72413793103448
+ T1=1.7145e-005 RGH=0mil)
```

### Notes

1. The output line width WF2 must be less than or equal to the total width of the capacitor:  $WF2 \leq WCA$ .
2. The finger width W and the spacing between adjacent fingers S are the same for all fingers.

3. The model takes into account the effect of the step on the terminal strip to the output at node 3. A T-junction is used to model the connection between the feedline and the ICAP fingers.
4. The capacitor width  $WCA$  has a default value of  $(N*W + S*(N-1))$ .  $WCA$  can be set to a value larger than the default. An error results if  $WCA$  is set to less than the default.




5. The terminal strip width  $WT$  can be set to zero. In this case, the user must set  $WF1=WF2=WCA$ . The response does not include the effects of the terminal strips and the steps. The user must add these effects using TRL and STEP elements
6. When the number of fingers  $N$  is odd, the model assumes that  $(N+1)/2$  fingers are connected to node 1, while  $(N-1)/2$  fingers are connected to node 2 (see dimensional diagram above).
7. The model takes into account the capacitance at the end of each finger and the small strips of length  $GAP$  at the beginning of each finger (outside the overlap region).

## References

- [1] J. Hobdell, "Optimization of Interdigital Capacitors," IEEE Trans, on MTT, Sep 1979, pp. 788-791.
- [2] X She, and Y Chow, Interdigital Microstrip Capacitor as a Four-Port Network,"IEEE Proc. Pt. H, June 1986, pp. 191-197.

## Thin Film Capacitor, Physical, T/Q



### Netlist Form

```
Axxxx n1 n2 L=val W=val T=val ERF=val Q=val
```

```
COMPONENT=mstfc SUBSTRATE=substrate_name
```

$n1$  and  $n2$  are the names of the nodes attached to the thin-film capacitor. The entry **COMPONENT=mstfc** identifies the element as a thin-film capacitor, physical T/Q model, microstrip substrate.

The entry **SUBSTRATE=substrate\_name** identifies the microstrip substrate model name selected for the design (see ["Selecting a Microstrip Substrate"](#) on page 21-119). See the ["Microstrip Substrate Model"](#) on page 21-122 for information on this substrate type.

**Table 23: Physical Thin-Film Capacitor, T/Q Model Instance Parameters**

Parameter	Description	Unit	Default
L	Length of capacitor, assuming rectangular plate	Meter	1e-3
W	Width of capacitor, assuming rectangular plate	Meter	1e-3
T	Dielectric film thickness	Meter	1e-3
ERF	Dielectric constant of film	None	1.0
Q	Quality factor of the thin film	None	1e20



### Netlist Example

```
A23 Port1 Port2 L=1e-3 W=0.001 T=0.0001 ERF=1.0 Q=1e20
+ COMPONENT=mstfc SUBSTRATE=FR4
```

where FR4, the selected layout technology or substrate type, has a definition such as:

```
.SUB FR4 MS( H=7.6200e-004 Er=4.4 TAND=0.02 TANM=0
+ MSat=0 MRem=0 HU=0.00508 MET1=1.72413793103448
+ T1=1.7145e-005 RGH=0mil)
```

## MIM Rectangular Capacitor, Loss Specified



### Netlist Form

```
Axxxx n1 n2 W1=val W2=val L=val A=val B=val T=val
```

```
ER=val TAND=val COMPONENT=msmimat SUBSTRATE=substrate_name
```

$n1$  and  $n2$  are the names of the nodes attached to the capacitor. The entry **COMPONENT=msmimat** identifies the element as a MIM rectangular capacitor, loss specified, microstrip substrate.

The entry **SUBSTRATE=substrate\_name** identifies the microstrip substrate model name selected for the design (see "[Selecting a Microstrip Substrate](#)" on page 21-119). See the "[Microstrip Substrate Model](#)" on page 21-122 for information on this substrate type.

**Table 24: MIM Rectangular Capacitor, Loss Specified Instance Parameters**

Parameter	Description	Unit	Default
<b>W1</b>	Width of MS feeder line	Meter	1e-3
<b>W2</b>	Width of bottom plate	Meter	1e-3
<b>L</b>	Length of bottom plate	Meter	1e-3
<b>A</b>	Width of upper plate	Meter	1e-3
<b>B</b>	Length of upper plate	Meter	1e-3
<b>T</b>	Dielectric thin film thickness	Meter	1e-4
<b>ER</b>	Dielectric constant of thin film	None	1.0
<b>TAND</b>	Loss tangent of the thin film	None	0.0



**Netlist Example**

```
A23 Port1 Port2 W1=0.5e-3 W2=0.5e-3 L=1.1e-3 A=0.8e-3 B=0.8e-3
+ T=0.0001 ER=1.4 COMPONENT=msmimat SUBSTRATE=FR4
```

where FR4, the selected layout technology or substrate type, has a definition such as:

```
.SUB FR4 MS( H=7.6200e-004 Er=4.4 TAND=0.02 TANM=0
+ MSat=0 MRem=0 HU=0.00508 MET1=1.72413793103448
+ T1=1.7145e-005 RGH=0mil)
```

**MIM Rectangular Capacitor, Q Specified**





## Netlist Form

```
Axxxx n1 n2 W1=val W2=val L=val A=val B=val T=val
```

```
ER=val Q=val COMPONENT=msmimaq SUBSTRATE=substrate_name
```

$n1$  and  $n2$  are the names of the nodes attached to the capacitor. The entry **COMPONENT=msmimaq** identifies the element as a MIM rectangular capacitor, Q specified, microstrip substrate.

The entry **SUBSTRATE=substrate\_name** identifies the microstrip substrate model name selected for the design (see ["Selecting a Microstrip Substrate"](#) on page 21-119). See the ["Microstrip Substrate Model"](#) on page 21-122 for information on this substrate type.

**Table 25: MIM Rectangular Capacitor, Q Specified  
Instance Parameters**

Parameter	Description	Unit	Default
<b>W1</b>	Width of MS feeder line	Meter	1e-4
<b>W2</b>	Width of bottom plate	Meter	1e-4
<b>L</b>	Length of bottom plate	Meter	1e-4
<b>A</b>	Width of upper plate	Meter	1e-4
<b>B</b>	Length of upper plate	Meter	1e-4
<b>T</b>	Dielectric thin film thickness	Meter	1e-6
<b>ER</b>	Dielectric constant of thin film	None	1.0
<b>Q</b>	Quality factor of the thin film	None	1e20




## Netlist Example

```
A23 Port1 Port2 W1=0.5e-3 W2=0.5e-3 L=1.1e-3 A=0.8e-3 B=0.8e-3
+ T=0.0001 ER=1.4 Q=1e20 COMPONENT=msmimaq SUBSTRATE=FR4
```

where FR4, the selected layout technology or substrate type, has a definition such as:

```
.SUB FR4 MS( H=7.6200e-004 Er=4.4 TAND=0.02 TANM=0
+ MSat=0 MRem=0 HU=0.00508 MET1=1.72413793103448
+ T1=1.7145e-005 RGH=0mil)
```

## MIM Rectangular Capacitor, C and Loss Specified



### Netlist Form

```
Axxxx n1 n2 W1=val W2=val L=val C=val TAND=val COMPONENT=msmimct
SUBSTRATE=substrate_name
```

*n1* and *n2* are the names of the nodes attached to the capacitor. The entry **COMPONENT=msmimct** identifies the element as a MIM rectangular capacitor, capacitance and loss specified, microstrip substrate.

The entry **SUBSTRATE**=*substrate\_name* identifies the microstrip substrate model name selected for the design (see "[Selecting a Microstrip Substrate](#)" on page 21-119). See the "[Microstrip Substrate Model](#)" on page 21-122 for information on this substrate type.

**Table 26: MIM Rectangular Capacitor, C and Loss Specified Instance Parameters**

Parameter	Description	Unit	Default
<b>W1</b>	Width of MS feeder line	Meter	1e-3
<b>W2</b>	Width of bottom plate	Meter	1e-3
<b>L</b>	Length of bottom plate	Meter	1e-3
<b>C</b>	Capacitance of MIM	Farad	1e-12
<b>TAND</b>	Loss tangent of the thin film	None	0.0


### Netlist Example


```
A23 Port1 Port2 W1=0.5e-3 W2=0.5e-3 L=1.1e-3 C=1.8e-12 TAND=1.4
COMPONENT=msmimct SUBSTRATE=FR4
```

where FR4, the selected layout technology or substrate type, has a definition such as:

```
.SUB FR4 MS( H=7.6200e-004 Er=4.4 TAND=0.02 TANM=0
+ MSat=0 MRem=0 HU=0.00508 MET1=1.72413793103448
+ T1=1.7145e-005 RGH=0mil)
```

## MIM Rectangular Capacitor, C and Q Specified





### Netlist Form

```
Axxxx n1 n2 W1=val W2=val L=val C=val ER=val Q=val
COMPONENT=msmimcq SUBSTRATE=substrate_name
```

$n1$  and  $n2$  are the names of the nodes attached to the capacitor. The entry **COMPONENT=msmimcq** identifies the element as a MIM rectangular capacitor, C and Q specified, microstrip substrate.

The entry **SUBSTRATE=substrate\_name** identifies the microstrip substrate model name selected for the design (see ["Selecting a Microstrip Substrate"](#) on page 21-119). See the ["Microstrip Substrate Model"](#) on page 21-122 for information on this substrate type.

**Table 27: MIM Rectangular Capacitor, Loss Specified Instance Parameters**

Parameter	Description	Unit	Default
W1	Width of MS feeder line	Meter	1e-3
W	Width of bottom plate	Meter	1e-3
L	Length of bottom plate	Meter	1e-3
C	Capacitance of MIM	Farad	1e-12
Q	Quality factor of the thin film	None	1e20


### Netlist Example

```
A23 Port1 Port2 W1=0.5e-3 W2=0.5e-3 L=1.1e-3 C=0.8e-4 Q=1e20
COMPONENT=msmimcq SUBSTRATE=FR4
```

where FR4, the selected layout technology or substrate type, has a definition such as:

```
.SUB FR4 MS( H=7.6200e-004 Er=4.4 TAND=0.02 TANM=0
+ MSat=0 MRem=0 HU=0.00508 MET1=1.72413793103448
+ T1=1.7145e-005 RGH=0mil)
```

### MIM Circular Capacitor, Loss Specified



## Netlist Form

```
Axxxx n1 n2 W1=val W2=val L=val R=val T=val
```

```
ER=val TAND=val COMPONENT=msmimrt SUBSTRATE=substrate_name
```

$n1$  and  $n2$  are the names of the nodes attached to the capacitor. The entry **COMPONENT=msmimrt** identifies the element as a MIM circular capacitor, loss specified, microstrip substrate.

The entry **SUBSTRATE=substrate\_name** identifies the microstrip substrate model name selected for the design (see "[Selecting a Microstrip Substrate](#)" on page 21-119). See the "[Microstrip Substrate Model](#)" on page 21-122 for information on this substrate type.

**Table 28: MIM Circular Capacitor, Loss Specified Instance Parameters**

Parameter	Description	Unit	Default
<b>W1</b>	Width of MS feeder line	Meter	1e-3
<b>W2</b>	Width of bottom plate	Meter	1e-3
<b>L</b>	Length of bottom plate	Meter	1e-3
<b>R</b>	Radius of upper plate	Meter	1e-3
<b>T</b>	Thickness of dielectric thin film	Meter	1e-4
<b>ER</b>	Dielectric constant of thin film	None	1.0
<b>TAND</b>	Loss tangent of the thin film	None	0.0

## Netlist Example


```
A23 Port1 Port2 W1=0.5e-3 W2=0.5e-3 L=1.1e-3 R=0.8e-3
+ T=0.8e-4 ER=1.4 COMPONENT=msmimrt SUBSTRATE=FR4
```

where FR4, the selected layout technology or substrate type, has a definition such as:

```
.SUB FR4 MS( H=7.6200e-004 Er=4.4 TAND=0.02 TANM=0
+ MSat=0 MRem=0 HU=0.00508 MET1=1.72413793103448
+ T1=1.7145e-005 RGH=0mil)
```

## MIM Circular Capacitor, Q Specified





### Netlist Form

```
Axxxx n1 n2 W1=val W2=val L=val R=val T=val
```

```
ER=val Q=val COMPONENT=msmimrq SUBSTRATE=substrate_name
```

$n1$  and  $n2$  are the names of the nodes attached to the capacitor. The entry **COMPONENT=msmimrq** identifies the element as a MIM circular capacitor,  $Q$  specified, microstrip substrate.

The entry **SUBSTRATE=substrate\_name** identifies the microstrip substrate model name selected for the design (see ["Selecting a Microstrip Substrate"](#) on page 21-119). See the ["Microstrip Substrate Model"](#) on page 21-122 for information on this substrate type.

**Table 29: MIM Circular Capacitor, Q Specified Instance Parameters**

Parameter	Description	Unit	Default
<b>W1</b>	Width of MS feeder line	Meter	1e-3
<b>W2</b>	Width of bottom plate	Meter	1e-3
<b>L</b>	Length of bottom plate	Meter	1e-3
<b>R</b>	Radius of upper plate	Meter	1e-3
<b>T</b>	Dielectric thin film thickness	Meter	1e-4
<b>ER</b>	Dielectric constant of thin film	None	1.0
<b>Q</b>	Quality factor of the thin film	None	1e20


### Netlist Example

```
A23 Port1 Port2 W1=0.5e-3 W2=0.5e-3 L=1.1e-3 R=0.8e-3
+ T=0.0001 ER=1.4 Q=1e20 COMPONENT=msmimrq SUBSTRATE=FR4
```

where FR4, the selected layout technology or substrate type, has a definition such as:

```
.SUB FR4 MS( H=7.6200e-004 Er=4.4 TAND=0.02 TANM=0
+ MSat=0 MRem=0 HU=0.00508 MET1=1.72413793103448
+ T1=1.7145e-005 RGH=0mil)
```

### Coupled Bend



**NOTE:** There is no netlist form for this component. It is available for Planar EM simulation only.

$n1$  and  $n2$  are the names of the input nodes attached to the coupled bend.  $n3$  and  $n4$  are the output nodes.

**Table 30: Coupled Bend Instance Parameters**


Parameter	Description	Unit	Default
<b>W</b>	Conductor width	Meter	0.001
<b>M</b>	Mitre ratio ( $a/b$ in the reference figure)	None	1
<b>S</b>	Conductor spacing	Meter	0.001
<b>L1</b>	Shift in reference plane 1	Meter	0
<b>L2</b>	Shift in reference plane 2	Meter	0

### Notes



1. This model is available for Planar EM simulation only.
2. The default reference plane is typically coincident with the opposing transmission line edge, but is extended if the miter ratio moves the outside edge further out. The reference plane is shifted even further through the use of the L1 and L2 parameters.
3. If a substrate is not defined for the component, the Layout stackup or Footprint stackup may be used.

## Coupled Lines, Open Ends Opposite Side, Symmetric



### Netlist Form

A symmetric coupled line, open ends opposite side instance has the following netlist syntax:

```
Axxx n1 n2 [W=width] [P=length] [S=spacing]
```

```
COMPONENT=mcpl0 SUBSTRATE=substrate_name
```

*n1* and *n2* are the names of the nodes. The entry **COMPONENT=mcpl0** identifies the element as a symmetric coupled line, open end opposite side.

The entry **SUBSTRATE**=*substrate\_name* identifies the microstrip substrate model name selected for the design (see ["Selecting a Microstrip Substrate"](#) on page 21-119). See the ["Microstrip Substrate Model"](#) on page 21-122 for information on this substrate type.

**Table 31: Symmetric Coupled Line, Open End Opposite Side,  
Instance Parameters**

Parameter	Description	Units	Default
<b>P</b>	Physical length	Meter	10e3
<b>S</b>	Spacing between conductors	Meter	1e-3
<b>W</b>	Conductor width	Meter	1e-3


### Netlist Example


```
A3 Port1 Port2 W=0.33mm P=3.5mm s=0.457mm
+ COMPONENT=mcplo SUBstrate=FR4
```

where FR4, the selected layout technology or substrate type, has a definition such as:

```
.SUB FR4 MS( H=7.6200e-004 Er=4.4 TAND=0.02 TANM=0
+ MSat=0 MRem=0 HU=0.00508 MET1=1.72413793103448
+ T1=1.7145e-005 RGH=0mil)
```

## Multi-Coupled Lines, Symmetric, Physical Length





### Netlist Form

A symmetric multiple coupled line, physical length instance has the following netlist syntax:

```
Axxx in1 [...inNL] refin out1 [...outNL] refout
```

**NL**=NumberofLines [**W**=width] [**P**=length] [**SP**=spacing]

**COMPONENT**=mcpl **SUBSTRATE**=substrate\_name

$in1$  through  $inNL$  are the names of the input nodes.  $out1$  through  $outNL$  are the corresponding output nodes.  $refin$  and  $refout$  are the input and output reference nodes. The entry **COMPONENT**=mcpl identifies the element as a symmetric multiple coupled line, physical length.

The entry **SUBSTRATE**=substrate\_name identifies the microstrip substrate model name selected for the design (see ["Selecting a Microstrip Substrate"](#) on page 21-119). See the ["Microstrip Substrate Model"](#) on page 21-122 for information on this substrate type.

**Table 32: Symmetric Multiple Coupled Line, Physical Length, Instance Parameters**

Parameter	Description	Units	Default
<b>NL</b>	Number of signal lines	None	1
<b>P</b>	Physical length	Meter	1e-2
<b>SP</b>	Spacing between conductors (NL>1)	Meter	1e-3
<b>W</b>	Conductor width	Meter	1e-3

**Netlist Example**


```
A3 Port1 Port2 0 net_1911 net_1912 0 W=3.2004e-004 P=1
+ NL=2 sp=4.5720e-004 COMPONENT=mcpl SUBstrate=FR4
```

where FR4, the selected layout technology or substrate type, has a definition such as:


```
.SUB FR4 MS( H=7.6200e-004 Er=4.4 TAND=0.02 TANM=0
+ MSat=0 MRem=0 HU=0.00508 MET1=1.72413793103448
+ T1=1.7145e-005 )
```

**Notes**

1. Surface roughness in the substrate definition is not supported in the MCPL implementation.

**Multi-Coupled Lines, Differential Pairs, Field Solver**

Diagrams show the  
N=4 component  
(two differential pairs)



### Netlist Form

A multicoupled line, two differential pairs, field solver instance has the following netlist syntax:

```
Wxxx n1 n2 n3 n4 0 n5 n6 n7 n8 0 N=4 L=length FSmodel=modelname
```

```
.MATERIAL cond1 METAL CONDUCTIVITY=conductivity
```

```
.MATERIAL diel1 DIELECTRIC ER=er LOSSTANGENT=losstangent
```

```
.SHAPE rect1 RECTANGLE WIDTH=w HEIGHT=t1 // Conductors
```

```
.LAYERSTACK STACK1
```

```
+ LAYER=(cond1, t2) // Ground plane
```

```
+ LAYER=(diel1, h)
```

```
+ LAYER=(AIR, hu)
```

```
.MODEL modelname W MODELTYPE=Fieldsolver
```

```
+ LAYERSTACK=STACK1
```

```
+ CONDUCTOR=(SHAPE=rect1, ORIGIN=(0, 't2 + h')
```

```
+ MATERIAL=cond1, TYPE=SIGNAL)
```

```
+ CONDUCTOR=(SHAPE=rect1, ORIGIN=('w+gap', 't2 + h')
```

```
+ MATERIAL=cond1, TYPE=REFERENCE)
```

```
+ CONDUCTOR=(SHAPE=rect1, ORIGIN=('2w+gap', 't2 + h')
```

```
+ MATERIAL=cond1, TYPE=SIGNAL)
```

```
+ CONDUCTOR=(SHAPE=rect1, ORIGIN=('3w+2gap+sep', 't2 + h')
+ MATERIAL=cond1, TYPE=REFERENCE)
```

$n1$ ,  $n2$ ,  $n3$ , and  $n4$  are the names of the input nodes.  $n5$ ,  $n6$ ,  $n7$ , and  $n8$  are the corresponding output nodes. The entry **N=4** shows that this is a 4-conductor, 2-pair differential line.

The entry **FSmodel=modelname** identifies the field solver microstrip model.

**Table 33: Multicoupled Line, Differential Pairs, Field Solver Instance Parameters**

Parameter	Description	Units	Default
<b>mod</b>	Name for field solver model. Required for uniqueness if the design has more than one of the same kind of field solver component	None	Required
<b>L</b>	Physical length	Meter	1e-3
<b>N</b>	Number of lines	None	None
<b>w</b>	Width of conductor	Meter	1e-3
<b>gap</b>	Gap width between differential lines	Meter	1e-3
<b>sep</b>	Separation between pairs of lines	Meter	5e-3
<b>t1</b>	Thickness of conductors	Meter	1e-3
<b>t2</b>	Thickness of grounds	Meter	1e-3
<b>h</b>	Thickness of dielectric layer	Meter	1e-3
<b>hu</b>	Thickness of air layer	Meter	1e-3
<b>er</b>	Dielectric constant		2.2
<b>losstangent</b>	Dielectric loss tangent		0
<b>conductivity</b>	Conductivity of conductor material		57.6e6

### Netlist Example



```
W3 Port1 Port2 0 net_1911 net_2 0 N=2 L=0.002 FSmodel=2diffs
.MATERIAL copper METAL CONDUCTIVITY=5.8e7
.MATERIAL dielectric DIELECTRIC ER=4.4 LOSSTANGENT=0.02
.SHAPE RECT1 RECTANGLE WIDTH=.002 HEIGHT=.001 // Conductors
.LAYERSTACK STACK1
+ LAYER=(PEC, .003) // Bottom ground
+ LAYER=(dielectric, .01)
+ LAYER=(AIR, .03)
.MODEL 2diffs W MODELTYPE=Fieldsolver
```

```

+ LAYERSTACK=STACK1
+ CONDUCTOR=(SHAPE=RECT1, ORIGIN=(0, '.003+.01'))
+ MATERIAL=conductor, TYPE=SIGNAL)
+ CONDUCTOR=(SHAPE=RECT1, ORIGIN=('.002+.004', '.003+.01'))
+ MATERIAL=conductor, TYPE=SIGNAL)
+ CONDUCTOR=(SHAPE=RECT1, ORIGIN=('2*.002+.004', '.003+.01'))
+ MATERIAL=conductor, TYPE=SIGNAL)
+ CONDUCTOR=(SHAPE=RECT1, ORIGIN=('3*.002+2*.004', '.001+.01'))
+ MATERIAL=conductor, TYPE=SIGNAL)

```

## Multi-Coupled Lines, Asymmetric



## Netlist Form

An asymmetric multiple coupled line, physical length instance has the following netlist syntax:

```
Axxx in1 [...inNL] out1 [...outNL]
```

```
NL=NumberofLines [P=length] [W=width] [SP=spacing]
```

```
COMPONENT=ms_mcp1_a SUBSTRATE=substrate_name
```

*in1* through *inNL* are the names of the input nodes. *out1* through *outNL* are the corresponding output nodes. The entry **COMPONENT=ms\_mcp1\_a** identifies the element as an asymmetric multiple coupled line, physical length.

The entry **SUBSTRATE=substrate\_name** identifies the microstrip substrate model name selected for the design (see ["Selecting a Microstrip Substrate"](#) on page 21-119). See the ["Microstrip Substrate Model"](#) on page 21-122 for information on this substrate type.

**Table 34: Asymmetric Multiple Coupled Line, Physical Length, Instance Parameters**

Parameter	Description	Units	Default
NL	Number of signal lines	None	None
P	Physical length	Meter	1e-3
W1, W2, ...	Conductor widths	Meter	1e-3
S1, S2, ...	Spacing between conductors (S1 = spacing between 1 and 2, etc.)	Meter	1e-3

### Netlist Example (3 Conductors)

```
A3 Port1 Port2 Port 3 Port 4 Port 5 Port 6 NL=3
+ P=15mm W1=0.75mm S1=0.4mm W2=1.3mm S2=0.6mm W3=1.1mm
+ COMPONENT=ms_mcp1_a SUBSTRATE=FR4
```

where FR4, the selected layout technology or substrate type, has a definition such as:



```
.SUB FR4 MS( H=7.6200e-004 Er=4.4 TAND=0.02 TANM=0
+ MSat=0 MRem=0 HU=0.00508 MET1=1.72413793103448
+ T1=1.7145e-005)
```

### Notes

1. Surface roughness in the substrate definition is not supported in the MCPL implementation.
2. The asymmetric MCPL elements use the data on the SUBSTRATE definition, but internally the data is converted to W-element FIELD SOLVER format for solution.



## Branch Line Coupler



### Netlist Format

A branch line coupler length instance has the following netlist format:

```
AMSCOUPBxxx n1 n2 n3 n4 W1=val W2=val W3=val W4=val W5=val
L1=val L2=val L3=val COMPONENT=branch_coupler
SUBSTRATE=substrate_name
```

$n1$ ,  $n2$ ,  $n3$ , and  $n4$  are the names of the nodes attached to the coupler. The entry **COMPONENT=branch\_coupler** identifies the element.

The entry **SUBSTRATE=substrate\_name** identifies the microstrip substrate model name selected for the design (see "[Selecting a Microstrip Substrate](#)" on page 21-119). See the "[Microstrip Substrate Model](#)" on page 21-122 for information on this substrate type.

**Table 35: Branch Line Coupler Instance Parameters**

Parameter	Description	Unit	Default
<b>W1</b>	Width of lines connected to nodes $n1$ and $n4$	Meter	0.5e-3
<b>W2</b>	Width of lines connected to nodes $n2$ and $n3$	Meter	0.5e-3
<b>W3</b>	Width of line from $n1$ to $n4$	Meter	0.5e-3
<b>W4</b>	Width of line from $n1$ to $n2$ Width of line from $n3$ to $n4$ NOTE: The lines with width $W4$ extend to the midpoints of the lines with widths $W3$ and $W5$ .	Meter	0.5e-3
<b>W5</b>	Width of line from $n2$ to $n3$	Meter	0.5e-3
<b>L1</b>	Length along center line of $W4$ , on the midpoint of the line with width $W3$ to the midpoint of the line with width $W5$ .	Meter	2e-3
<b>L2</b>	Half length along center line of $W3$ , on the horizontal center line of the coupler to the intersection of the center lines of the lines with widths $W3$ and $W4$ .	Meter	2e-3
<b>L3</b>	Half length along center line of $W5$ , on the horizontal center line of the coupler to the intersection of the center lines of the lines with widths $W5$ and $W4$ .	Meter	0

### Netlist Example


```
AMSCOUPB1 net1 Port2 net3 Port4 W1=1e-3 W2=.2e-3 W3=.7e-3
+ W4=.4e-3 L1=1.8e-3 L2=1.5e-3 L3=1.5e-3
+ COMPONENT=branch_coupler SUBSTRATE=FR4
```

where **FR4**, the selected layout technology or substrate type, has a definition such as:



```
.SUB FR4 MS( H=7.6200e-004 Er=4.4 TAND=0.02 TANM=0
+ MSat=0 MRem=0 HU=0.00508 MET1=1.72413793103448
+ T1=1.7145e-005 RGH=0mil)
```

## Layout Example

Here is an example of a MSCOUPB footprint with dimensions  $W1=0.5\text{mm}$ ,  $W2=0.5\text{mm}$ ,  $W3=1\text{mm}$ ,  $W4=1.5\text{mm}$ ,  $W5=1.5\text{mm}$ ,  $L1=4\text{mm}$ ,  $L2=3\text{mm}$ ,  $L3=2\text{mm}$ .



## Ring Coupler



### Netlist Format

A ring coupler instance has the following netlist format:

```
AMSCOUPRxxx n1 n2 n3 n4 W1=val W2=val W3=val W4=val W5=val
L1=val L2=val L3=val COMPONENT=ring_coupler
SUBSTRATE=substrate_name
```

$n1$ ,  $n2$ ,  $n3$ , and  $n4$  are the names of the nodes attached to the coupler. The entry **COMPONENT=ring\_coupler** identifies the element.

The entry **SUBSTRATE=substrate\_name** identifies the microstrip substrate model name selected for the design (see ["Selecting a Microstrip Substrate"](#) on page 21-119). See the ["Microstrip Substrate Model"](#) on page 21-122 for information on this substrate type.

**Table 36: Ring Coupler Instance Parameters**



Parameter	Description	Unit	Default
<b>W1</b>	Width of lines connected to nodes n1 and n4	Meter	0.5e-3
<b>W2</b>	Width of lines connected to nodes n2 and n3	Meter	0.5e-3
<b>W3</b>	Width of line from n1 to n4	Meter	0.5e-3
<b>W4</b>	Width of line from n1 to n2 Width of line from n3 to n4	Meter	0.5e-3
<b>W5</b>	Width of line from n2 to n3	Meter	0.5e-3
<b>L1</b>	Length along center line of W4	Meter	2e-3
<b>L2</b>	Half length along center line of W3	Meter	2e-3
<b>L3</b>	Half length along center line of W5	Meter	0

**Netlist Example**

```
AMSCOUPR1 net1 Port2 net3 Port4 W1=1e-3 W2=.2e-3 W3=.7e-3
+ W4=.4e-3 L1=1.8e-3 L2=1.5e-3 L3=1.5e-3
+ COMPONENT=ring_coupler SUBSTRATE=FR4
```

where FR4, the selected layout technology or substrate type, has a definition such as:

```
.SUB FR4 MS( H=7.6200e-004 Er=4.4 TAND=0.02 TANM=0
+ MSat=0 MRem=0 HU=0.00508 MET1=1.72413793103448
+ T1=1.7145e-005 RGH=0mil)
```

**Lange Coupler, Physical Length**

## Netlist Format

A Lange coupler, physical length instance has the following netlist format:

```
ALANGxxx n1 n2 n3 n4 N=4 W=val S=val P=val
```

```
NW=val DW=val SW=val WL=val ANGC=val ANGO=val
```

```
COMPONENT=msslange_physical SUBSTRATE=substrate_name
```

$n1$ ,  $n2$ ,  $n3$ , and  $n4$  are the names of the nodes attached to the coupler. The entry **COMPONENT=msslange\_physical** identifies the element.

The entry **SUBSTRATE=substrate\_name** identifies the microstrip substrate model name selected for the design (see ["Selecting a Microstrip Substrate"](#) on page 21-119). See the ["Microstrip Substrate Model"](#) on page 21-122 for information on this substrate type.

**Table 37: Lange Coupler, Physical Length Instance Parameters**

Parameter	Description	Unit	Default
<b>N</b>	Number of lines. Must be 4.	None	4
<b>W</b>	Conductor width	Meter	1e-3
<b>S</b>	Conductor spacing	Meter	1e-3
<b>P</b>	Physical length	Meter	10e-3
<b>NW</b>	Number of bond wires	None	1
<b>DW</b>	Diameter of bond wires	Meter	25.4e-6
<b>SW</b>	Spacing between bond wires	Meter	25.4e-6
<b>WL</b>	Width of connecting lines	Meter	1e-3
<b>ANGC</b>	Miter angle of center arm bends	Degree	45
<b>ANGO</b>	Miter angle of outer arm bends	Degree	45

## Netlist Example

```
ALANG1 Port1 Port2 Port3 Port4 N=4 W=1e-3 S=.2e-3 P=10e-3
+ COMPONENT=msslange_physical SUBSTRATE=FR4
```



where FR4, the selected layout technology or substrate type, has a definition such as:

```
.SUB FR4 MS( H=7.6200e-004 Er=4.4 TAND=0.02 TANM=0
+ MSat=0 MRem=0 HU=0.00508 MET1=1.72413793103448
+ T1=1.7145e-005 RGH=0mil)
```

## Notes

1. The bond wire is considered to be a semicircular shape with diameter DW.
2. Taking port 1 to be defined between node 1 and ground (node 0), the remaining ports are defined between the following nodes:  
 Coupled port: Node n2 and GND  
 Isolated port: Node n3 and GND  
 Through port: Node n4 and GND

## Lange Coupler, Electrical Length



## Netlist Format

A Lange coupler, physical length instance has the following netlist format:

**ALANGE***xxx n1 n2 n3 n4 N=4 W=val S=val E=val F=val*

**NW=val DW=val SW=val WL=val ANGC=val ANGO=val**

**COMPONENT=mslange\_electrical** **SUBSTRATE=substrate\_name**

$n1$ ,  $n2$ ,  $n3$ , and  $n4$  are the names of the nodes attached to the coupler. The entry **COMPONENT=mslange\_electrical** identifies the element.

The entry **SUBSTRATE=substrate\_name** identifies the microstrip substrate model name selected for the design (see ["Selecting a Microstrip Substrate"](#) on page 21-119). See the ["Microstrip Substrate Model"](#) on page 21-122 for information on the MS substrate type.

**Table 38: Lange Coupler, Electrical Length Instance Parameters**

Parameter	Description	Unit	Default
<b>N</b>	Number of lines. Must be 4.	None	4
<b>W</b>	Conductor width	Meter	1e-3
<b>S</b>	Conductor spacing	Meter	1e-3
<b>E</b>	Electrical length	Degree	10e-3
<b>F</b>	Reference frequency for E	Hertz	1e9
<b>NW</b>	Number of bond wires	None	1
<b>DW</b>	Diameter of bond wires	Meter	25.4e-6
<b>SW</b>	Spacing between bond wires	Meter	25.4e-6
<b>WL</b>	Width of connecting lines	Meter	1e-3
<b>ANGC</b>	Miter angle of center arm bends	Degree	45
<b>ANGO</b>	Miter angle of outer arm bends	Degree	45

### Netlist Example

```
ALANG1 Port1 Port2 Port3 Port4 N=4 W=1e-3 S=0.2e-3 F=2.5e9
+ COMPONENT=mslange_electrical SUBSTRATE=FR4
```

where FR4, the selected layout technology or substrate type, has a definition such as:

```
.SUB FR4 MS( H=7.6200e-004 Er=4.4 TAND=0.02 TANM=0
+ MSat=0 MRem=0 HU=0.00508 MET1=1.72413793103448
+ T1=1.7145e-005 RGH=0mil)
```


### Notes

1. The bond wire is considered to be a semicircular shape with diameter DW.
2. Taking port 1 to be defined between node 1 and ground (node 0), the remaining ports are defined between the following nodes:  
Coupled port: Node  $n2$  and GND



Isolated port: Node n3 and GND  
Through port: Node n4 and GND

## Cross Junction



### Netlist Format

A cross instance has the following netlist format:

```
Axxx n1 n2 n3 n4 W1=val W2=val W3=val W4=val [NSUM=val]
```

```
COMPONENT=cross SUBSTRATE=substrate_name
```

$n1$ ,  $n2$ ,  $n3$ , and  $n4$  are the names of the nodes attached to the cross. The entry **COMPONENT=cross** identifies the element as a cross.

The entry **SUBSTRATE=substrate\_name** identifies the microstrip substrate model name selected for the design (see "[Selecting a Microstrip Substrate](#)" on page 21-119). See the "[Microstrip Substrate Model](#)" on page 21-122 for information on this substrate type.

**Table 39: Cross Instance Parameters**

Parameter	Description	Unit	Default
<b>W1</b>	Width of line connected to node n1	Meter	1e-3
<b>W2</b>	Width of line connected to node n2	Meter	1e-3
<b>W3</b>	Width of line connected to node n3	Meter	1e-3
<b>W4</b>	Width of line connected to node n4	Meter	1e-3
<b>NSUM</b>	Number of modes considered in the field expansion	None	4

## Netlist Example

```
Across1 Port1 Port2 Port3 Port4 W1=1e-3 W2=2e-3 W3=3e-3 W4=4e-3
+ COMPONENT=cross SUBSTRATE=FR4
```


where FR4, the selected layout technology or substrate type, has a definition such as:

```
.SUB FR4 MS( H=7.6200e-004 Er=4.4 TAND=0.02 TANM=0
+ MSat=0 MRem=0 HU=0.00508 MET1=1.72413793103448
+ T1=1.7145e-005 RGH=0mil)
```

## Notes

1. **[All substrates]** The angle between intersecting lines is 90°.
2. **[All substrates]** Increasing NSUM improves the accuracy but increases the analysis time.
3. **[Microstrip]** To get accurate results with the default value of NSUM (NSUM=4), the following condition should be satisfied:  $H/\lambda_g < 1$  for all widths W1, W2, W3, and W4, where  $\lambda_g$  is the guide wavelength of the dominant mode.

## Gap, Symmetric



## Netlist Format

A symmetric gap instance has the following netlist syntax:

```
Axxx n1 n2 W=val G=val COMPONENT=symmetric_gap SUBSTRATE=substrate_
name
```

*n1* and *n2* are the names of the nodes attached to the symmetric gap. The entry **COMPONENT=symmetric\_gap** identifies the element as a symmetric gap.

The entry **SUBSTRATE**=*substrate\_name* identifies the microstrip substrate model name selected for the design (see "[Selecting a Microstrip Substrate](#)" on page 21-119). See the "[Microstrip Substrate Model](#)" on page 21-122 for information on this substrate type.

**Table 40: Symmetric Gap Instance Parameters**

Parameter	Description	Units	Default
<b>W</b>	Line width	Meter	1e-3
<b>G</b>	Gap spacing	Meter	1e-4

### Netlist Example

```
A23 Port1 Port2 W=5e-3 G=3e-4
+ COMPONENT=symmetric_gap SUBSTRATE=FR4
```


where FR4, the selected layout technology or substrate type, has a definition such as:

```
.SUB FR4 MS( H=7.6200e-004 Er=4.4 TAND=0.02 TANM=0
+ MSat=0 MRem=0 HU=0.00508 MET1=1.72413793103448
+ T1=1.7145e-005 RGH=0mil)
```

### Notes

1. **[Microstrip]** The following condition should be satisfied:  
 $0.01 \leq G/H < 5$

## Gap, Asymmetric



### Netlist Format

An asymmetric gap instance has the following netlist syntax:

```
Axxx n1 n2 W1=val W2=val G=val COMPONENT=asymmetric_gap
SUBSTRATE=substrate_name
```

$n1$  and  $n2$  are the names of the nodes attached to the asymmetric gap. The entry **COMPONENT=asymmetric\_gap** identifies the element as an asymmetric gap.

The entry **SUBSTRATE=substrate\_name** identifies the microstrip substrate model name selected for the design (see ["Selecting a Microstrip Substrate"](#) on page 21-119). See the ["Microstrip Substrate Model"](#) on page 21-122 for information on this substrate type.

**Table 41: Asymmetric Gap Instance Parameters**

Parameter	Description	Units	Default
<b>W1</b>	Line width of the conductor at node 1	Meter	1e-3
<b>W2</b>	Line width of the conductor at node 2	Meter	1e-3
<b>G</b>	Gap spacing	Meter	1e-4

### Netlist Example

```
A23 Port1 Port2 W1=5e-3 W2=7e-3 G=3e-4
+ COMPONENT=asymmetric_gap SUBSTRATE=FR4
```


where FR4, the selected layout technology or substrate type, has a definition such as:

```
.SUB FR4 MS( H=7.6200e-004 Er=4.4 TAND=0.02 TANM=0
+ MSat=0 MRem=0 HU=0.00508 MET1=1.72413793103448
+ T1=1.7145e-005 RGH=0mil)
```

### Notes

- [Microstrip]** For  $\pm 2.5\%$  accuracy (where  $H$  is the dielectric thickness and  $E_R$  is the dielectric constant of the substrate):
  - $G/H \geq 0.2$
  - $6.0 \leq E_R \leq 13.0$
  - $1.0 \leq \max(W1, W2) / \min(W1, W2) \leq 3.0$
  - $0.1 \leq \min(W1, W2) / H \leq 3.0$
  - $0.1 \leq \max(W1, W2) / H \leq 3.1$
  - $F[\text{GHz}] \times H[\text{mm}] \leq 12.0$
- [Microstrip]** The following condition should be satisfied:
  - $0.01 \leq G/H < 5$
- [Microstrip]** The equivalent model for the asymmetric gap structure is the PI-network of three capacitors including substrate and radiation losses.

## Rectangular Inductor



### Netlist Form

A regular inductor instance has the following netlist syntax:

```
Axxx n1 n2 LI=val AI=val BI=val N=val W=val S=val T=val
```

```
RB=val COE=val COMPONENT=msreci SUBSTRATE=substrate_name
```

$n1$  and  $n2$  are the names of the nodes connected to the inductor. The entry **COMPONENT=msreci** identifies the element as a regular inductor.

The entry **SUBSTRATE**=*substrate\_name* identifies the microstrip substrate model name selected for the design (see "[Selecting a Microstrip Substrate](#)" on page 21-119). See the "[Microstrip Substrate Model](#)" on page 21-122 for information on this substrate type.

**Table 42: Rectangular Inductor Instance Parameters**

Parameter	Description	Units	Default
<b>AI</b>	Inner length parallel to LI	Meter	3e-3
<b>BI</b>	Inner length perpendicular to LI	Meter	3e-3
<b>COE</b>	Coefficient of contribution from crossovers	None	1.0
<b>LI</b>	Length of the innermost line	Meter	5e-3
<b>N</b>	Number of turns. Fractional turns are calculated based on the number of full turns	None	3
<b>RB</b>	Bulk resistivity	μOhm-cm	Defaults to substrate metallization
<b>S</b>	Spacing between conductors	Meter	1e-3
<b>T</b>	Conductor thickness	Meter	Defaults to substrate metallization
<b>W</b>	Conductor width	Meter	1e-3

### Netlist Example

```
A23 Port1 Port2 LI=5e-3 AI=3e-3 BI=3e-3 N=3 W=0.001
+ S=1e-3 T=0.0 RB=0.0 COE=1
+ COMPONENT=msreci SUBSTRATE=FR4
```


where FR4, the selected layout technology or substrate type, has a definition such as:

```
.SUB FR4 MS( H=7.6200e-004 Er=4.4 TAND=0.02 TANM=0
+ MSat=0 MRem=0 HU=0.00508 MET1=1.72413793103448
+ T1=1.7145e-005 RGH=0mil)
```

### Notes

1. **[All substrates]** This model is not recommended for use beyond the first resonant point.
2. **[All substrates]** The inductor model is a partial representation of a physical inductor. Air bridges are required to connect the interior end of the inductor to the rest of the circuit. The air bridges must be modeled separately. See [MS Air Bridge](#).

## Spiral Inductor



### Netlist Form

A spiral inductor instance has the following netlist syntax:

```
Axxx n1 n2 N=val W=val S=val R=val [T=val] [RB=val] [GND=val]
[COE=val]
COMPONENT=ms_spiral_inductor SUBSTRATE=substrate_name
```

$n1$  and  $n2$  are the names of the nodes connected to the inductor. The entry **COMPONENT=ms\_spiral\_inductor** identifies the element as a spiral inductor.

The entry **SUBSTRATE=substrate\_name** identifies the microstrip substrate model name selected for the design (see "[Selecting a Microstrip Substrate](#)" on page 21-119). See the "[Microstrip Substrate Model](#)" on page 21-122 for information on this substrate type.

**Table 43: Spiral Inductor Instance Parameters**

Parameter	Description	Units	Default
COE	Coefficient of contribution from crossovers	None	1.0

<b>GND</b>	<b>1</b> specifies the existence of a ground plane beneath the inductor <b>0</b> specifies no ground plane	None	1
<b>N</b>	Number of turns. Fractional turns are calculated based on the number of full turns	None	3
<b>R</b>	Inside radius of innermost turn	Meter	1e-3
<b>RB</b>	Bulk resistivity	$\mu\text{Ohm-cm}$	Defaults to substrate metallization
<b>S</b>	Spacing between conductors	Meter	1e-3
<b>T</b>	Conductor thickness	Meter	Defaults to substrate metallization
<b>W</b>	Conductor width	Meter	1e-3

### Netlist Example

```
A23 Port1 Port2 N=3 W=5e-4 S=5e-4 R=1e-3 T=0.0
+ RB=0.0 COE=1 GND=0
+ COMPONENT=ms_spiral_inductor SUBSTRATE=FR4
```


where FR4, the selected layout technology or substrate type, has a definition such as:

```
.SUB FR4 MS( H=7.6200e-004 Er=4.4 TAND=0.02 TANM=0
+ MSat=0 MRem=0 HU=0.00508 MET1=1.72413793103448
+ T1=1.7145e-005 RGH=0mil)
```

### Notes

1. **[All substrates]** The innermost turn radius, R, must be greater than the line width, W.
2. **[All substrates]** This model is not recommended for use beyond the first resonant point.
3. **[All substrates]** The inductor model is a partial representation of a physical inductor. Air bridges are required to connect the interior end of the inductor to the rest of the circuit. The air bridges must be modeled separately. See [MS Air Bridge](#).

## Open End Effect







## Netlist Format

An open end effect instance has the following netlist syntax:

```
Axxx n1 W=val [OPEN=POS|NEG] COMPONENT=open_end SUBSTRATE=substrate_name
```

*n1* is the name of the node attached to the open end effect. The entry **COMPONENT=open\_end** identifies the element as an open end effect.

The entry **SUBSTRATE=substrate\_name** identifies the microstrip substrate model name selected for the design (see ["Selecting a Microstrip Substrate"](#) on page 21-119). See the ["Microstrip Substrate Model"](#) on page 21-122 for information on this substrate type.

**Table 44: Open End Effect Instance Parameters**

Parameter	Description	Units	Default
<b>W</b>	Line width	Meter	1e-3
<b>OPEN</b>	POS means a positive open-end effect is applied NEG means a negative open-end effect is applied (used for de-embedding)	None	POS

## Netlist Example

```
A12 Port1 W=0.0001 COMPONENT=open_end SUBSTRATE=FR4
```

where FR4, the selected layout technology or substrate type, has a definition such as:

```
.SUB FR4 MS( H=7.6200e-004 Er=4.4 TAND=0.02 TANM=0
+ MSat=0 MRem=0 HU=0.00508 MET1=1.72413793103448
+ T1=1.7145e-005 RGH=0mil)
```


## Notes

1. **[All substrates]** The transmission line is extended by a  $\Delta L$  length, which is a function of the dielectric constant, frequency, and physical dimensions of the line. If the OPEN

parameter is set to NEG, a negative effect is applied. This holds true for the length extension  $\Delta L$ , and the associated dielectric losses.

2. **[Microstrip]** Radiation loss is included if the cover height, HU, is not defined in the corresponding .SUB statement.
3. **[Microstrip]** For  $\pm 2.5\%$  accuracy (where H is the dielectric thickness and  $E_R$  is the dielectric constant of the substrate):  
 $F[\text{GHz}] < 708/H[\text{MILS}]$   
 $E_R \leq 50$   
 $0.01 \leq W/H \leq 100$

## Open Stub, Physical Length



### Netlist Form

An instance of an open stub with physical length has the following netlist syntax:

```
Axxx n1 W=val P=val COMPONENT=open_stub SUBSTRATE=substrate_name
```

*n1* is the name of the node attached to the open stub. The entry **COMPONENT=open\_stub** identifies the element as an open stub with physical length.

The entry **SUBSTRATE=substrate\_name** identifies the microstrip substrate model name selected for the design (see "[Selecting a Microstrip Substrate](#)" on page 21-119). See the "[Microstrip Substrate Model](#)" on page 21-122 for information on this substrate type.

**Table 45: Open Stub with Physical Length, Instance Parameters**

Parameter	Description	Units	Default
<b>W</b>	Line width	Meter	1e-3
<b>P</b>	Physical length	Meter	10e-3

### Netlist Example

```
A44 Port1 W=0.001 P=10e-3 COMPONENT=open_stub SUBSTRATE=FR4
```



where FR4, the selected layout technology or substrate type, has a definition such as:

```
.SUB FR4 MS( H=7.6200e-004 Er=4.4 TAND=0.02 TANM=0
+ MSat=0 MRem=0 HU=0.00508 MET1=1.72413793103448
+ T1=1.7145e-005 RGH=0mil)
```

### Notes

1. **[All substrates]** The physical model using physical length includes the open end length correction.
2. **[All substrates]** The open stub model is equivalent to a transmission line model followed by an open model. This is also true in the case of negative length specifications, which are used for deembedding purposes. Note that in the latter case, the open stub model is equivalent to the transmission line model with a negative length terminated by an open.
3. **[Microstrip]** This model includes radiation effects if a cover height is not supplied (i.e., open structure.)
4. **[Microstrip]** The following limits apply:  $.01 \leq W/H \leq 100$ , where H is the thickness of the dielectric.

## Open Stub, Physical Length with Reference



## Netlist Form

An instance of an open stub, physical length with reference node has the following netlist syntax:

```
Axxx n1 n2 W=val P=val COMPONENT=open_stub SUBSTRATE=substrate_name
```

*n1* is the name of the node attached to the open stub. *n2* is the name of the reference node. The entry **COMPONENT=open\_stub** identifies the element as an open stub, physical length (with or without a reference node).

The entry **SUBSTRATE=substrate\_name** identifies the microstrip substrate model name selected for the design (see ["Selecting a Microstrip Substrate"](#) on page 21-119). See the ["Microstrip Substrate Model"](#) on page 21-122 for information on this substrate type.

**Table 46: Open Stub, Physical Length with Reference, Instance Parameters**

Parameter	Description	Units	Default
<b>W</b>	Line width	Meter	1e-3
<b>P</b>	Physical length	Meter	10e-3

## Netlist Example

```
A44 Port1 Port3 W=0.001 P=10e-3
+ COMPONENT=open_stub SUBSTRATE=FR4
```


where FR4, the selected layout technology or substrate type, has a definition such as:

```
.SUB FR4 MS( H=7.6200e-004 Er=4.4 TAND=0.02 TANM=0
+ MSat=0 MRem=0 HU=0.00508 MET1=1.72413793103448
+ T1=1.7145e-005 RGH=0mil)
```

## Notes

1. **[All substrates]** The physical model using physical length includes the open end length correction.
2. **[All substrates]** The open stub model is equivalent to a transmission line model followed by an open model. This is also true in the case of negative length specifications, which are used for deembedding purposes. Note that in the latter case, the open stub model is equivalent to the transmission line model with a negative length terminated by an open.
3. **[Microstrip]** This model includes radiation effects if a cover height is not supplied (i.e., open structure.)
4. **[Microstrip]** The following limits apply:  $.01 \leq W/H \leq 100$ , where H is the thickness of the dielectric

## Open Stub, Electrical Length



### Netlist Format

An instance of an open stub with electrical length has the following netlist syntax:

```
Axxx n1 W=val E=val F=val COMPONENT=open_stub_e SUBSTRATE=substrate_name
```

*n1* is the name of the node attached to the open stub. A reference node of ground (node 0) is automatically supplied, and is not shown in the netlist. The entry `COMPONENT=open_stub_e` identifies the element as an open stub with electrical length.

The entry `SUBSTRATE=substrate_name` identifies the microstrip substrate model name selected for the design (see ["Selecting a Microstrip Substrate"](#) on page 21-119). See the ["Microstrip Substrate Model"](#) on page 21-122 for information on this substrate type.

**Table 47: Open Stub with Electrical Length, Instance Parameters**

Parameter	Description	Units	Default
<b>W</b>	Line width	Meter	1e-3
<b>E</b>	Electrical length	Degree	45
<b>F</b>	Reference frequency for E	Hz	1e9

### Netlist Example

```
A44 Port1 W=1.0e-3 E=45 F=1.0e9
+ COMPONENT=open_stub_e SUBSTRATE=FR4
```


where FR4, the selected layout technology or substrate type, has a definition such as:

```
.SUB FR4 MS( H=7.6200e-004 Er=4.4 TAND=0.02 TANM=0
+ MSat=0 MRem=0 HU=0.00508 MET1=1.72413793103448
+ T1=1.7145e-005 RGH=0mil)
```

### Notes

1. **[All substrates]** The open stub, electrical length model is equivalent to a transmission line model followed by an open model. This is also true in the case of negative length specifications, which are used for deembedding purposes. Note that in the latter case, the open stub model is equivalent to the transmission line model with a negative length terminated by an open.
2. **[Microstrip]** This model includes radiation effects if a cover height is not supplied (i.e., open structure.)
3. **[Microstrip]** The following limits apply (H is the thickness of the dielectric):  
 $0.01 \leq W/H \leq 100$

## Open Stub, Electrical Length with Reference



### Netlist Format

An instance of an open stub, electrical length with reference has the following netlist syntax:

```
Axxx n1 n2 W=val E=val F=val COMPONENT=open_stub_e
SUBSTRATE=substrate_name
```

$n1$  is the name of the node attached to the open stub.  $n2$  is the name of the reference node. The entry **COMPONENT=open\_stub\_e** identifies the element as an open stub, electrical length, with or without a reference node.

The entry **SUBSTRATE=substrate\_name** identifies the microstrip substrate model name selected for the design (see ["Selecting a Microstrip Substrate"](#) on page 21-119). See the ["Microstrip Substrate Model"](#) on page 21-122 for information on this substrate type.

**Table 48: Open Stub, Electrical Length with Reference, Instance Parameters**

Parameter	Description	Units	Default
<b>W</b>	Line width	Meter	1e-3
<b>E</b>	Electrical length	Degree	45
<b>F</b>	Reference frequency for E	Hz	1e9

### Netlist Example

```
A44 Port1 Port2 W=1.0e-3 E=45 F=1.0e9
+ COMPONENT=open_stub_e SUBSTRATE=FR4
```


where FR4, the selected layout technology or substrate type, has a definition such as:

```
.SUB FR4 MS( H=7.6200e-004 Er=4.4 TAND=0.02 TANM=0
+ MSat=0 MRem=0 HU=0.00508 MET1=1.72413793103448
+ T1=1.7145e-005 RGH=0mil)
```

### Notes

1. **[All substrates]** The open stub, electrical length model is equivalent to a transmission line model followed by an open model. This is also true in the case of negative length specifications, which are used for deembedding purposes. Note that in the latter case, the open stub model is equivalent to the transmission line model with a negative length terminated by an open.
2. **[Microstrip]** This model includes radiation effects if a cover height is not supplied (i.e., open structure.)
3. **[Microstrip]** The following limits apply (H is the thickness of the dielectric):  
 $0.01 \leq W/H \leq 100$

## Radial Stub, Butterfly, Aperture Width Specified



### Netlist Format

An instance of a butterfly radial stub with aperture width specified has the following netlist syntax:

```
Axxx n1 n2 A=val WI=val RL=val W=val
COMPONENT=radial_stub_width_butterfly SUBSTRATE=substrate_name
```

$n1$  and  $n2$  are the names of the nodes attached to the radial stub. The entry **COMPONENT=radial\_stub\_width\_butterfly** identifies the element as a butterfly radial stub with aperture width specified.

The entry **SUBSTRATE=substrate\_name** identifies the microstrip substrate model name selected for the design (see "[Selecting a Microstrip Substrate](#)" on page 21-119). See the "[Microstrip Substrate Model](#)" on page 21-122 for information on this substrate type.

**Table 49: Radial Stub, Butterfly, Width Specified, Instance Parameters**

Parameter	Description	Units	Default
-----------	-------------	-------	---------



<b>A</b>	Aperture angle	Degree	60
<b>RL</b>	Outer radius of stub	Meter	10.0e-3
<b>W</b>	Feedline width	Meter	0.5e-3
<b>WI</b>	Stub aperture width	Meter	0.5e-3

### Netlist Example

```
A44 Port1 Port2 A=70 RL=5.1e-3 W=1.0e-3 WI=0.4e-3
+ COMPONENT=radial_stub_width_butterfly SUBSTRATE=FR4
```

where FR4, the selected layout technology or substrate type, has a definition such as:

```
.SUB FR4 MS( H=7.6200e-004 Er=4.4 TAND=0.02 TANM=0
+ MSat=0 MRem=0 HU=0.00508 MET1=1.72413793103448
+ T1=1.7145e-005 RGH=0mil)
```


### Notes

1. **[Microstrip]** The model is valid for  $H/\lambda_g \ll 1$ , where H is the substrate thickness defined in the corresponding .SUB statement, and  $\lambda_g$  is the wavelength in the substrate.
2. Inline configurations of the Radial Stub model include coupling to the main line. Implied MSTEEE, MSTEEC, or MSCROSS junctions are included in this model.
3. The stub is open at the outer radius RL.
4. Conductor and dielectric losses are included if the metallization or the surface resistivity are specified with the substrate data.

### References

1. B. A. Syrett, "A Broad-Band Element for Microstrip Bias or Tuning Circuits," IEEE Transactions on Microwave Theory and Techniques, Vol. MTT-28, No. 8, Aug. 1980, pp. 925-927.
2. F. Gianinni, R. Sorrentino, "Planar Circuit Analysis of Microstrip Radial Stubs," IEEE MTT-32, No. 12, Dec. 1984, pp. 1652-1655.
3. F. Gianinni, "CAD-Oriented Lossy Models for Radial Stubs," IEEE MTT-36, No. 2, Feb. 1988, pp. 305-313.

## Radial Stub, Butterfly, Inner Radius Specified



### Netlist Format

An instance of a butterfly radial stub with inner radius specified has the following netlist syntax:

```
Axxx n1 n2 A=val RI=val RO=val W=val
COMPONENT=radial_stub_radius_butterfly SUBSTRATE=substrate_name
```

*n1* and *n2* are the names of the nodes attached to the radial stub. The entry **COMPONENT=radial\_stub\_radius\_butterfly** identifies the element as a butterfly radial stub with inner radius specified.

The entry **SUBSTRATE=substrate\_name** identifies the microstrip substrate model name selected for the design (see ["Selecting a Microstrip Substrate"](#) on page 21-119). See the ["Microstrip Substrate Model"](#) on page 21-122 for information on this substrate type.

**Table 50: Radial Stub, Butterfly, Radius Specified, Instance Parameters**

Parameter	Description	Units	Default
-----------	-------------	-------	---------

<b>A</b>	Aperture angle	Degree	60
<b>RI</b>	Inner radius of stub	Meter	0.2e-3
<b>RL</b>	Outer radius of stub	Meter	10.0e-3
<b>W</b>	Feedline width	Meter	0.5e-3

### Netlist Example

```
A44 Port1 Port2 A=45 RI=0.33e-3 RL=5e-3 W=0.4e-3
+ COMPONENT=radial_stub_radius_butterfly SUBSTRATE=FR4
```

where FR4, the selected layout technology or substrate type, has a definition such as:

```
.SUB FR4 MS( H=7.6200e-004 Er=4.4 TAND=0.02 TANM=0
+ MSat=0 MRem=0 HU=0.00508 MET1=1.72413793103448
+ T1=1.7145e-005 RGH=0mil)
```


### Notes

1. **[Microstrip]** The model is valid for  $H/\lambda_g \ll 1$ , where H is the substrate thickness defined in the corresponding .SUB statement, and  $\lambda_g$  is the wavelength in the substrate.
2. Inline configurations of the Radial Stub model include coupling to the main line. Implied MSTEEE, MSTEEC, or MSCROSS junctions are included in this model.
3. The stub is open at the outer radius RL.
4. Conductor and dielectric losses are included if the metallization or the surface resistivity are specified with the substrate data.

### References

1. B. A. Syrett, "A Broad-Band Element for Microstrip Bias or Tuning Circuits," IEEE Transactions on Microwave Theory and Techniques, Vol. MTT-28, No. 8, Aug. 1980, pp. 925-927.
2. F. Gianinni, R. Sorrentino, "Planar Circuit Analysis of Microstrip Radial Stubs," IEEE MTT-32, No. 12, Dec. 1984, pp. 1652-1655.
3. F. Gianinni, "CAD-Oriented Lossy Models for Radial Stubs," IEEE MTT-36, No. 2, Feb. 1988, pp. 305-313.

## Radial Stub, Butterfly, Stub Edge Specified



### Netlist Format

An instance of a butterfly radial stub with stub edge specified has the following netlist syntax:

```
Axxx n1 n2 A=val WI=val LS=val W=val
COMPONENT=radial_stub_edge_butterfly SUBSTRATE=substrate_name
```

$n1$  and  $n2$  are the names of the nodes attached to the radial stub. The entry **COMPONENT=radial\_stub\_edge\_butterfly** identifies the element as a butterfly radial stub with stub edge specified.

The entry **SUBSTRATE=substrate\_name** identifies the microstrip substrate model name selected for the design (see "[Selecting a Microstrip Substrate](#)" on page 21-119). See the "[Microstrip Substrate Model](#)" on page 21-122 for information on this substrate type.

**Table 51: Radial Stub, Butterfly, Edge Specified, Instance Parameters**

Parameter	Description	Units	Default
-----------	-------------	-------	---------

<b>A</b>	Aperture angle	Degree	60
<b>WI</b>	Stub aperture width	Meter	0.5e-3
<b>LS</b>	Stub edge length	Meter	10.0e-3
<b>W</b>	Feedline width	Meter	0.5e-3

### Netlist Example

```
A44 Port1 Port2 A=65 WI=0.33e-3 LS=8.5e-3 W=0.7e-3
+ COMPONENT=radial_stub_edge_butterfly SUBSTRATE=FR4
```

where FR4, the selected layout technology or substrate type, has a definition such as:

```
.SUB FR4 MS( H=7.6200e-004 Er=4.4 TAND=0.02 TANM=0
+ MSat=0 MRem=0 HU=0.00508 MET1=1.72413793103448
+ T1=1.7145e-005 RGH=0mil)
```


### Notes

1. **[Microstrip]** The model is valid for  $H/\lambda_g \ll 1$ , where H is the substrate thickness defined in the corresponding .SUB statement, and  $\lambda_g$  is the wavelength in the substrate.
2. Inline configurations of the Radial Stub model include coupling to the main line. Implied MSTEEE, MSTEEC, or MSCROSS junctions are included in this model.
3. The stub is open at the outer radius RL.
4. Conductor and dielectric losses are included if the metallization or the surface resistivity are specified with the substrate data.


### References

1. B. A. Syrett, "A Broad-Band Element for Microstrip Bias or Tuning Circuits," IEEE Transactions on Microwave Theory and Techniques, Vol. MTT-28, No. 8, Aug. 1980, pp. 925-927.
2. F. Gianinni, R. Sorrentino, "Planar Circuit Analysis of Microstrip Radial Stubs," IEEE MTT-32, No. 12, Dec. 1984, pp. 1652-1655.
3. F. Gianinni, "CAD-Oriented Lossy Models for Radial Stubs," IEEE MTT-36, No. 2, Feb. 1988, pp. 305-313.


## Radial Stub, Series, Aperture Width Specified



Schematic symbol MSRSTW



Schematic symbol MSRSTW\_REF



**Netlist Format**

An instance of a series radial stub with aperture width specified has the following netlist syntax:

```
Axxx n1 [n2] A=val WI=val RL=val
COMPONENT=radial_stub_width_series SUBSTRATE=substrate_name
```

*n1* is the name of the node attached to the radial stub. *n2*, when present, is the reference node. The entry **COMPONENT=radial\_stub\_width\_series** identifies the element as a series radial stub with aperture width specified.

The entry **SUBSTRATE=substrate\_name** identifies the microstrip substrate model name selected for the design (see ["Selecting a Microstrip Substrate"](#) on page 21-119). See the ["Microstrip Substrate Model"](#) on page 21-122 for information on this substrate type.

**Table 52: Radial Stub, Series, Width Specified, Instance Parameters**

Parameter	Description	Units	Default
<b>A</b>	Aperture angle	Degree	60
<b>WI</b>	Stub aperture width	Meter	0.5e-3
<b>RL</b>	Outer radius of stub	Meter	10.0e-3

### Netlist Example

```
A44 Port1 Port2 A=65 WI=0.8e-3 RL=15e-3
+ COMPONENT=radial_stub_width_series SUBSTRATE=FR4
```

where FR4, the selected layout technology or substrate type, has a definition such as:

```
.SUB FR4 MS( H=7.6200e-004 Er=4.4 TAND=0.02 TANM=0
+ MSat=0 MRem=0 HU=0.00508 MET1=1.72413793103448
+ T1=1.7145e-005 RGH=0mil)
```

### Notes


1. **[Microstrip]** Valid for  $H/\lambda_g \ll 1$ , where *H* is the substrate thickness defined in the corresponding .SUB statement, and  $\lambda_g$  is the wavelength in the substrate.
2. The stub is open at the outer radius *RL*.
3. Conductor and dielectric losses are included if the metallization or the surface resistivity are specified with the substrate data.

### References


1. B. A. Syrett, "A Broad-Band Element for Microstrip Bias or Tuning Circuits," IEEE Transactions on Microwave Theory and Techniques, Vol. MTT-28, No. 8, Aug. 1980, pp. 925-927.

2. F. Gianinni, R. Sorrentino, "Planar Circuit Analysis of Microstrip Radial Stubs," IEEE MTT-32, No. 12, Dec. 1984, pp. 1652-1655.
3. F. Gianinni, "CAD-Oriented Lossy Models for Radial Stubs," IEEE MTT-36, No. 2, Feb. 1988, pp. 305-313.

## Radial Stub, Series, Inner Radius Specified




Schematic symbol MSRSTR



Schematic symbol MSRSTR\_REF





### Netlist Format

An instance of a series radial stub with inner radius specified has the following netlist syntax:

```
Axxx n1 [n2] A=val RI=val RL=val
COMPONENT=radial_stub_radius_series SUBSTRATE=substrate_name
```

$n1$  is the name of the node attached to the radial stub.  $n2$ , when present, is the reference node. The entry **COMPONENT=radial\_stub\_radius\_series** identifies the element as a series radial stub with inner radius specified.

The entry **SUBSTRATE=substrate\_name** identifies the microstrip substrate model name selected for the design (see ["Selecting a Microstrip Substrate"](#) on page 21-119). See the ["Microstrip Substrate Model"](#) on page 21-122 for information on this substrate type.

**Table 53: Radial Stub, Series, Radius Specified, Instance Parameters**

Parameter	Description	Units	Default
A	Aperture angle	Degree	60
RI	Inner radius of stub	Meter	0.2e-3
RL	Outer radius of stub	Meter	10.0e-3

### Netlist Example

```
A44 Port1 Port2 A=65 RI=0.1e-3 RL=5.5e-3  
+ COMPONENT=radial_stub_radius_series SUBSTRATE=FR4
```

where FR4, the selected layout technology or substrate type, has a definition such as:

```
.SUB FR4 MS( H=7.6200e-004 Er=4.4 TAND=0.02 TANM=0  
+ MSat=0 MRem=0 HU=0.00508 MET1=1.72413793103448  
+ T1=1.7145e-005 RGH=0mil)
```


### Notes

1. **[Microstrip]** Valid for  $H/\lambda_g \ll 1$ , where H is the substrate thickness defined in the corresponding .SUB statement, and  $\lambda_g$  is the wavelength in the substrate.
2. The stub is open at the outer radius RL.
3. Conductor and dielectric losses are included if the metallization or the surface resistivity are specified with the substrate data.


### References

1. B. A. Syrett, "A Broad-Band Element for Microstrip Bias or Tuning Circuits," IEEE Transactions on Microwave Theory and Techniques, Vol. MTT-28, No. 8, Aug. 1980, pp. 925-927.
2. F. Gianinni, R. Sorrentino, "Planar Circuit Analysis of Microstrip Radial Stubs," IEEE MTT-32, No. 12, Dec. 1984, pp. 1652-1655.
3. F. Gianinni, "CAD-Oriented Lossy Models for Radial Stubs," IEEE MTT-36, No. 2, Feb. 1988, pp. 305-313.


## Radial Stub, Series, Stub Edge Specified



Schematic symbol MSRSTL



Schematic symbol MSRSTL\_REF



### Netlist Format

An instance of a series radial stub with stub edge specified has the following netlist syntax:

```
Axxx n1 [n2] A=val WI=val LS=val
COMPONENT=radial_stub_edge_series SUBSTRATE=substrate_name
```

*n1* is the name of the node attached to the radial stub. *n2*, when present, is the reference node. The entry **COMPONENT=radial\_stub\_edge\_series** identifies the element as a series radial stub with stub edge specified.

The entry **SUBSTRATE**=*substrate\_name* identifies the microstrip substrate model name selected for the design (see "[Selecting a Microstrip Substrate](#)" on page 21-119). See the "[Microstrip Substrate Model](#)" on page 21-122 for information on this substrate type.

**Table 54: Radial Stub, Series, Edge Specified,  
Instance Parameters**

Parameter	Description	Units	Default
<b>A</b>	Aperture angle	Degree	60
<b>WI</b>	Stub aperture width	Meter	0.5e-3
<b>LS</b>	Stub edge length	Meter	10.0e-3

### Netlist Example

```
A44 Port1 Port2 A=50 WI=0.8e-3 LS=11e-3
+ COMPONENT=radial_stub_edge_series SUBSTRATE=FR4
```

where FR4, the selected layout technology or substrate type, has a definition such as:

```
.SUB FR4 MS( H=7.6200e-004 Er=4.4 TAND=0.02 TANM=0
+ MSat=0 MRem=0 HU=0.00508 MET1=1.72413793103448
+ T1=1.7145e-005 RGH=0mil)
```


### Notes

1. **[Microstrip]** Valid for  $H/\lambda_g \ll 1$ , where H is the substrate thickness defined in the corresponding .SUB statement, and  $\lambda_g$  is the wavelength in the substrate.
2. The stub is open at the outer radius RL.
3. Conductor and dielectric losses are included if the metallization or the surface resistivity are specified with the substrate data.

### References

1. B. A. Syrett, "A Broad-Band Element for Microstrip Bias or Tuning Circuits," IEEE Transactions on Microwave Theory and Techniques, Vol. MTT-28, No. 8, Aug. 1980, pp. 925-927.
2. F. Gianinni, R. Sorrentino, "Planar Circuit Analysis of Microstrip Radial Stubs," IEEE MTT-32, No. 12, Dec. 1984, pp. 1652-1655.
3. F. Gianinni, "CAD-Oriented Lossy Models for Radial Stubs," IEEE MTT-36, No. 2, Feb. 1988, pp. 305-313.

## Radial Stub, Shunt, Aperture Width Specified



### Netlist Format

An instance of a shunt radial stub with aperture width specified has the following netlist syntax:

```
Axxx n1 n2 A=val WI=val RL=val W=val
COMPONENT=radial_stub_width_shunt SUBSTRATE=substrate_name
```

$n1$  and  $n2$  are the names of the nodes attached to the radial stub. The entry **COMPONENT=radial\_stub\_width\_shunt** identifies the element as a shunt radial stub with aperture width specified.

The entry **SUBSTRATE=substrate\_name** identifies the microstrip substrate model name selected for the design (see ["Selecting a Microstrip Substrate"](#) on page 21-119). See the ["Microstrip Substrate Model"](#) on page 21-122 for information on this substrate type.

**Table 55: Radial Stub, Shunt, Width Specified, Instance Parameters**

Parameter	Description	Units	Default
<b>A</b>	Aperture angle	Degree	60
<b>WI</b>	Stub aperture width	Meter	0.5e-3
<b>RL</b>	Stub outer radius	Meter	10.0e-3
<b>W</b>	Feedline width	Meter	0.5e-3

### Netlist Example

```
A44 Port1 Port2 A=60 WI=1.1e-3 RL=12e-3 W=0.6e-3
+ COMPONENT=radial_stub_width_shunt SUBSTRATE=FR4
```

where FR4, the selected layout technology or substrate type, has a definition such as:

```
.SUB FR4 MS( H=7.6200e-004 Er=4.4 TAND=0.02 TANM=0
+ MSat=0 MRem=0 HU=0.00508 MET1=1.72413793103448
+ T1=1.7145e-005 RGH=0mil)
```


### Notes

1. **[Microstrip]** Valid for  $H/\lambda_g \ll 1$ , where  $H$  is the substrate thickness defined in the corresponding .SUB statement, and  $\lambda_g$  is the wavelength in the substrate.
2. Inline configurations of the Radial Stub model include coupling to the main line. Implied MSTEEE, MSTEEC, or MSCROSS junctions are included in this model.
3. The stub is open at the outer radius  $RL$ .
4. Conductor and dielectric losses are included if the metallization or the surface resistivity are specified with the substrate data.

### References

1. B. A. Syrett, "A Broad-Band Element for Microstrip Bias or Tuning Circuits," IEEE Transactions on Microwave Theory and Techniques, Vol. MTT-28, No. 8, Aug. 1980, pp. 925-927.
2. F. Gianinni, R. Sorrentino, "Planar Circuit Analysis of Microstrip Radial Stubs," IEEE MTT-32, No. 12, Dec. 1984, pp. 1652-1655.
3. F. Gianinni, "CAD-Oriented Lossy Models for Radial Stubs," IEEE MTT-36, No. 2, Feb. 1988, pp. 305-313.

## Radial Stub, Shunt, Inner Radius Specified



## Netlist Format

An instance of a shunt radial stub with inner radius specified has the following netlist syntax:

```
Axxx n1 n2 A=val RI=val RL=val W=val
COMPONENT=radial_stub_radius_shunt SUBSTRATE=substrate_name
```

*n1* and *n2* are the names of the nodes attached to the radial stub. The entry **COMPONENT=radial\_stub\_radius\_shunt** identifies the element as a shunt radial stub with inner radius specified.

The entry **SUBSTRATE=substrate\_name** identifies the microstrip substrate model name selected for the design (see ["Selecting a Microstrip Substrate"](#) on page 21-119). See the ["Microstrip Substrate Model"](#) on page 21-122 for information on this substrate type.

**Table 56: Radial Stub, Shunt, Radius Specified, Instance Parameters**

Parameter	Description	Units	Default
<b>A</b>	Aperture angle	Degree	60
<b>RI</b>	Inner radius	Meter	0.2e-3
<b>RL</b>	Outer radius	Meter	10.0e-3
<b>W</b>	Feedline width	Meter	0.5e-3

## Netlist Example

```
A44 Port1 Port2 A=65 RI=0.1e-3 RL=9e-3 W=0.8e-3
+ COMPONENT=radial_stub_radius_shunt SUBSTRATE=FR4
```

where FR4, the selected layout technology or substrate type, has a definition such as:

```
.SUB FR4 MS( H=7.6200e-004 Er=4.4 TAND=0.02 TANM=0
+ MSat=0 MRem=0 HU=0.00508 MET1=1.72413793103448
+ T1=1.7145e-005 RGH=0mil)
```


## Notes

1. **[Microstrip]** Valid for  $H/\lambda_g \ll 1$ , where *H* is the substrate thickness defined in the corresponding .SUB statement, and  $\lambda_g$  is the wavelength in the substrate.
2. Inline configurations of the Radial Stub model include coupling to the main line. Implied MSTEEE, MSTEEC, or MSCROSS junctions are included in this model.
3. The stub is open at the outer radius RL.
4. Conductor and dielectric losses are included if the metallization or the surface resistivity are specified with the substrate data.

## References

1. B. A. Syrett, "A Broad-Band Element for Microstrip Bias or Tuning Circuits," IEEE Transactions on Microwave Theory and Techniques, Vol. MTT-28, No. 8, Aug. 1980, pp. 925-927.
2. F. Gianinni, R. Sorrentino, "Planar Circuit Analysis of Microstrip Radial Stubs," IEEE MTT-32, No. 12, Dec. 1984, pp. 1652-1655.
3. F. Gianinni, "CAD-Oriented Lossy Models for Radial Stubs," IEEE MTT-36, No. 2, Feb. 1988, pp. 305-313.

## Radial Stub, Shunt, Stub Edge Specified



### Netlist Format

An instance of a shunt radial stub with stub edge specified has the following netlist syntax:

```
Axxx n1 n2 A=val WI=val LS=val W=val
COMPONENT=radial_stub_edge_shunt SUBSTRATE=substrate_name
```

$n1$  and  $n2$  are the names of the nodes attached to the radial stub. The entry **COMPONENT=radial\_stub\_edge\_shunt** identifies the element as a shunt radial stub with stub edge specified.

The entry **SUBSTRATE=substrate\_name** identifies the microstrip substrate model name selected for the design (see "[Selecting a Microstrip Substrate](#)" on page 21-119). See the "[Microstrip Substrate Model](#)" on page 21-122 for information on this substrate type.



**Table 57: Radial Stub, Shunt, Edge Specified,  
Instance Parameters**

Parameter	Description	Units	Default
<b>A</b>	Aperture angle	Degree	60
<b>WI</b>	Stub aperture width	Meter	0.5e-3
<b>LS</b>	Stub edge length	Meter	10.0e-3
<b>W</b>	Feedline width	Meter	0.5e-3

### Netlist Example

```
A44 Port1 Port2 A=90 RI=0.6e-3 RL=10e-3 W=0.5e-3
+ COMPONENT=radial_stub_edge_shunt SUBSTRATE=FR4
```

where FR4, the selected layout technology or substrate type, has a definition such as:

```
.SUB FR4 MS( H=7.6200e-004 Er=4.4 TAND=0.02 TANM=0
+ MSat=0 MRem=0 HU=0.00508 MET1=1.72413793103448
+ T1=1.7145e-005 RGH=0mil)
```


### Notes

1. **[Microstrip]** Valid for  $H/\lambda_g \ll 1$ , where H is the substrate thickness defined in the corresponding .SUB statement, and  $\lambda_g$  is the wavelength in the substrate.
2. Inline configurations of the Radial Stub model include coupling to the main line. Implied MSTEEE, MSTEEC, or MSCROSS junctions are included in this model.
3. The stub is open at the outer radius RL.
4. Conductor and dielectric losses are included if the metallization or the surface resistivity are specified with the substrate data.

### References

1. B. A. Syrett, "A Broad-Band Element for Microstrip Bias or Tuning Circuits," IEEE Transactions on Microwave Theory and Techniques, Vol. MTT-28, No. 8, Aug. 1980, pp. 925-927.
2. F. Gianinni, R. Sorrentino, "Planar Circuit Analysis of Microstrip Radial Stubs," IEEE MTT-32, No. 12, Dec. 1984, pp. 1652-1655.
3. F. Gianinni, "CAD-Oriented Lossy Models for Radial Stubs," IEEE MTT-36, No. 2, Feb. 1988, pp. 305-313.

## Shorted Stub, Physical Length



### Netlist Form

An instance of a shorted stub with physical length has the following netlist syntax:

```
Axxx n1 W=val P=val COMPONENT=shorted_stub_physical
SUBSTRATE=substrate_name
```

*n1* is the name of the node attached to the shorted stub. The entry **COMPONENT=shorted\_stub\_physical** identifies the element as a shorted stub, physical length.

The entry **SUBSTRATE=substrate\_name** identifies the microstrip substrate model name selected for the design (see ["Selecting a Microstrip Substrate"](#) on page 21-119). See the ["Microstrip Substrate Model"](#) on page 21-122 for information on this substrate type.

**Table 58: Shorted Stub, Physical Length, Instance Parameters**

Parameter	Description	Units	Default
<b>W</b>	Line width	Meter	1e-3
<b>P</b>	Physical length	Meter	10e-3


### Netlist Example

```
A44 Port1 W=0.001 P=10e-3
+ COMPONENT=shorted_stub_physical SUBSTRATE=FR4
```

where FR4, the selected layout technology or substrate type, has a definition such as:

```
.SUB FR4 MS( H=7.6200e-004 Er=4.4 TAND=0.02 TANM=0
+ MSat=0 MRem=0 HU=0.00508 MET1=1.72413793103448
+ T1=1.7145e-005 RGH=0mil)
```

## Shorted Stub, Physical Length with Reference



### Netlist Form

An instance of a shorted stub, physical length with reference node has the following netlist syntax:

```
Axxx n1 n2 W=val P=val COMPONENT=shorted_stub_physical
SUBSTRATE=substrate_name
```

*n1* is the name of the node attached to the shorted stub. *n2* is the reference node. The entry **COMPONENT=shorted\_stub\_physical** identifies the element as a shorted stub, physical length with or without a reference node.

The entry **SUBSTRATE=substrate\_name** identifies the microstrip substrate model name selected for the design (see "[Selecting a Microstrip Substrate](#)" on page 21-119). See the "[Microstrip Substrate Model](#)" on page 21-122 for information on this substrate type.

**Table 59: Shorted Stub, Physical Length with Reference, Instance Parameters**

Parameter	Description	Units	Default
<b>W</b>	Line width	Meter	1e-3
<b>P</b>	Physical length	Meter	10e-3


### Netlist Example

```
A44 Port1 Port3 W=0.001 P=10e-3
+ COMPONENT=shorted_stub_physical SUBSTRATE=FR4
```

where FR4, the selected layout technology or substrate type, has a definition such as:

```
.SUB FR4 MS( H=7.6200e-004 Er=4.4 TAND=0.02 TANM=0
+ MSat=0 MRem=0 HU=0.00508 MET1=1.72413793103448
+ T1=1.7145e-005 RGH=0mil)
```

## Shorted Stub, Electrical Length



### Netlist Format

An instance of a shorted stub with electrical length has the following netlist syntax:

```
Axxx n1 W=val E=val F=val COMPONENT=shorted_stub_electrical
SUBSTRATE=substrate_name
```

*n1* is the name of the node attached to the shorted stub. A reference node of ground (node 0 ) is automatically supplied, and is not shown in the netlist. The entry **COMPONENT=shorted\_stub\_electrical** identifies the element as a shorted stub with electrical length.

The entry **SUBSTRATE=substrate\_name** identifies the microstrip substrate model name selected for the design (see "[Selecting a Microstrip Substrate](#)" on page 21-119). See the "[Microstrip Substrate Model](#)" on page 21-122 for information on this substrate type.

**Table 60: Shorted Stub with Electrical Length, Instance Parameters**

Parameter	Description	Units	Default
<b>W</b>	Line width	Meter	1e-3

<b>E</b>	Electrical length	Degree	45
<b>F</b>	Reference frequency for E	Hz	1e9


### Netlist Example

```
A44 Port1 W=1.0e-3 E=45 F=1.0e9
+ COMPONENT=shorted_stub_electrical SUBSTRATE=FR4
```

where FR4, the selected layout technology or substrate type, has a definition such as:

```
.SUB FR4 MS( H=7.6200e-004 Er=4.4 TAND=0.02 TANM=0
+ MSat=0 MRem=0 HU=0.00508 MET1=1.72413793103448
+ T1=1.7145e-005 RGH=0mil)
```

## Shorted Stub, Electrical Length with Reference



### Netlist Format

An instance of a shorted stub, electrical length with reference has the following netlist syntax:

```
Axxx n1 n2 W=val E=val F=val COMPONENT=shorted_stub_electrical
SUBSTRATE=substrate_name
```

$n1$  is the name of the node attached to the shorted stub.  $n2$  is the reference node. The entry **COMPONENT=shorted\_stub\_electrical** identifies the element as a shorted stub, electrical length with or without a reference node.

The entry **SUBSTRATE=substrate\_name** identifies the microstrip substrate model name selected for the design (see "Selecting a Microstrip Substrate" on page 21-119). See the "Microstrip Substrate Model" on page 21-122 for information on this substrate type.

**Table 61: Shorted Stub, Electrical Length with Reference, Instance Parameters**

Parameter	Description	Units	Default
<b>W</b>	Line width	Meter	1e-3
<b>E</b>	Electrical length	Degree	45
<b>F</b>	Reference frequency for E	Hz	1e9


**Netlist Example**

```
A44 Port1 Port 2 W=1.0e-3 E=45 F=1.0e9
+ COMPONENT=shorted_stub_electrical SUBSTRATE=FR4
```

where FR4, the selected layout technology or substrate type, has a definition such as:

```
.SUB FR4 MS( H=7.6200e-004 Er=4.4 TAND=0.02 TANM=0
+ MSat=0 MRem=0 HU=0.00508 MET1=1.72413793103448
+ T1=1.7145e-005 RGH=0mil)
```

**Tapered Line, W Specified, with Reference**



## Netlist Format

An instance of a tapered line, *W* specified, with reference has the following netlist syntax:

```
Axxx n1 n2 n3 n4 W1=val W2=val P=val
```

```
TAPER=LinImp|ExpImp|LinWidth|ExpWidth
```

```
COMPONENT=taper_width_specified SUBSTRATE=substrate_name
```

*n1* and *n2* are the names of the nodes attached to the tapered line, *n3* and *n4* are the reference nodes. The entry **COMPONENT=taper\_width\_specified** identifies the element as a tapered line, *W* specified, with reference node.

The entry **SUBSTRATE=substrate\_name** identifies the microstrip substrate model name selected for the design (see ["Selecting a Microstrip Substrate"](#) on page 21-119). See the ["Microstrip Substrate Model"](#) on page 21-122 for information on this substrate type.

**Table 62: Tapered Line, *W* Specified, with Reference, Instance Parameters**

Parameter	Description	Units	Default
<b>P</b>	Physical length	Meter	1e-2
<b>W1</b>	Width of line at node 1	Meter	1e-3
<b>W2</b>	Width of line at node 2	Meter	1e-3
<b>TAPER</b>	Taper type: LinWidth—Linear Width ExpWidth—Exponential Width LinImp—Linear Impedance ExpImp—Exponential Impedance	None	LinWidth

## Netlist Example

```
A2 Port1 Port2 W1=0.001 W2=0.003 P=0.01 TAPER=ExpWidth
```

```
+ COMPONENT=TAPER_WIDTH_SPECIFIED SUBSTRATE=FR4
```


where FR4, the selected layout technology or substrate type, has a definition such as:

```
.SUB FR4 MS( H=7.6200e-004 Er=4.4 TAND=0.02 TANM=0
+ MSat=0 MRem=0 HU=0.00508 MET1=1.72413793103448
+ T1=1.7145e-005 RGH=0mil)
```

## Notes

1. **[All substrates]** Node numbers can be reversed such that  $n1$  and associated width  $W1$  are at the wide end of the taper.
2. **[All substrates]** The Tapered Line with Reference syntax is supported in netlists only. See the next three topics for the tapered line elements available in schematics.
3. **[Microstrip]** The substrate definition should satisfy the following conditions:  $0.01 \leq W/H \leq 100$ ,  $\max(W1, W2) \leq 0.5\lambda_g$ , where  $\lambda_g$  is the guide wavelength.

## Tapered Line, W Specified, Impedance Taper



### Netlist Format

An instance of a tapered line, W specified, impedance taper has the following netlist syntax:

```
Axxx n1 n2 n3 n4 W1=val W2=val P=val TAPER=LinImp|ExpImp
```

```
COMPONENT=taper_width_specified SUBSTRATE=substrate_name
```

$n1$  and  $n2$  are the names of the nodes attached to the tapered line,  $n3$  and  $n4$  are the reference nodes. The entry **COMPONENT=taper\_width\_specified** identifies the element as a tapered line, W specified.

The entry **SUBSTRATE=substrate\_name** identifies the microstrip substrate model name selected for the design (see ["Selecting a Microstrip Substrate"](#) on page 21-119). See the ["Microstrip Substrate Model"](#) on page 21-122 for information on this substrate type.

**Table 63: Tapered Line, W Specified, Impedance Taper, Instance Parameters**

Parameter	Description	Units	Default
<b>P</b>	Physical length	Meter	1e-2
<b>W1</b>	Width of line at node 1	Meter	1e-3



W2	Width of line at node 2	Meter	1e-3
<b>TAPER</b>	Taper type: LinImp—Linear Impedance ExpImp—Exponential Impedance	None	ExpImp

### Netlist Example

```
A2 Port1 Port2 W1=0.001 W2=0.003 P=0.01 TAPER=ExpImp
```

```
+ COMPONENT=taper_width_specified SUBSTRATE=FR4
```


where FR4, the selected layout technology or substrate type, has a definition such as:

```
.SUB FR4 MS( H=7.6200e-004 Er=4.4 TAND=0.02 TANM=0
+ MSat=0 MRem=0 HU=0.00508 MET1=1.72413793103448
+ T1=1.7145e-005 RGH=0mil)
```

### Notes

1. **[All substrates]** Node numbers can be reversed, so  $n1$  and associated width  $W1$  are at the wide end of the taper.
2. **[All substrates]** The Nexxim impedance tapered line element does not have a physical footprint in Ansys Electronics Desktop.
3. **[Microstrip]** The substrate definition should satisfy the following conditions:  $0.01 \leq W/H \leq 100$ ,  $\max(W1, W2) \leq 0.5\lambda_g$ , where  $\lambda_g$  is the guide wavelength.

## Tapered Line, W Specified, Exponential Width Taper



## Netlist Format

An instance of a tapered line,  $W$  specified, exponential width taper has the following netlist syntax:

```
Axxx n1 n2 n3 n4 W1=val W2=val P=val TAPER=ExpWidth
COMPONENT=taper_width_specified SUBSTRATE=substrate_name
```

$n1$  and  $n2$  are the names of the nodes attached to the tapered line,  $n3$  and  $n4$  are the reference nodes. The entry **COMPONENT=taper\_width\_specified** identifies the element as a tapered line,  $W$  specified.

The entry **SUBSTRATE=substrate\_name** identifies the microstrip substrate model name selected for the design (see ["Selecting a Microstrip Substrate"](#) on page 21-119). See the ["Microstrip Substrate Model"](#) on page 21-122 for information on this substrate type.

**Table 64: Tapered Line,  $W$  Specified, Exponential Width Taper, Instance Parameters**

Parameter	Description	Units	Default
<b>P</b>	Physical length	Meter	1e-2
<b>W1</b>	Width of line at node 1	Meter	1e-3
<b>W2</b>	Width of line at node 2	Meter	1e-3
<b>TAPER</b>	Taper type: Must be ExpWidth—Exponential Width	None	ExpWidth

## Netlist Example

```
A2 Port1 Port2 W1=0.001 W2=0.003 P=0.01 TAPER=ExpWidth
+ COMPONENT=taper_width_specified SUBSTRATE=SUBSTRATE=FR4
```


where FR4, the selected layout technology or substrate type, has a definition such as:

```
.SUB FR4 MS( H=7.6200e-004 Er=4.4 TAND=0.02 TANM=0
+ MSat=0 MRem=0 HU=0.00508 MET1=1.72413793103448
+ T1=1.7145e-005 RGH=0mil)
```

## Notes

1. **[All substrates]** Node numbers can be reversed, so  $n1$  and associated width **W1** are at the wide end of the taper.
2. **[All substrates]** The Nexxim exponential width tapered line element has a physical footprint in Ansys Electronics Desktop.
3. **[Microstrip]** The substrate definition should satisfy the following conditions:  $0.01 \leq W/H \leq 100$ ,  $\max(W1, W2) \leq 0.5\lambda_g$ , where  $\lambda_g$  is the guide wavelength.

## Tapered Line, W Specified, Linear Width Taper



### Netlist Format

An instance of a tapered line, W specified, linear width taper has the following netlist syntax:

```
Axxx n1 n2 n3 n4 W1=val W2=val P=val TAPER=LinWidth  
COMPONENT=taper_width_specified SUBSTRATE=substrate_name
```

*n1* and *n2* are the names of the nodes attached to the tapered line, *n3* and *n4* are the reference nodes. The entry **COMPONENT=taper\_width\_specified** identifies the element as a tapered line, W specified.

The entry **SUBSTRATE=substrate\_name** identifies the microstrip substrate model name selected for the design (see "[Selecting a Microstrip Substrate](#)" on page 21-119). See the "[Microstrip Substrate Model](#)" on page 21-122 for information on this substrate type.

**Table 65: Tapered Line, W Specified, Linear Width Taper, Instance Parameters**

Parameter	Description	Units	Default
<b>P</b>	Physical length	Meter	1e-2
<b>W1</b>	Width of line at node 1	Meter	1e-3
<b>W2</b>	Width of line at node 2	Meter	1e-3
<b>TAPER</b>	Taper type: Must be LinWidth—Linear Width	None	LinWidth

### Netlist Example

```
A2 Port1 Port2 W1=0.001 W2=0.003 P=0.01 TAPER=LinWidth
+ COMPONENT=taper_width_specified SUBSTRATE=SUBSTRATE=FR4
```



where FR4, the selected layout technology or substrate type, has a definition such as:

```
.SUB FR4 MS( H=7.6200e-004 Er=4.4 TAND=0.02 TANM=0
+ MSat=0 MRem=0 HU=0.00508 MET1=1.72413793103448
+ T1=1.7145e-005 RGH=0mil)
```

### Notes

1. **[All substrates]** Node numbers can be reversed, so  $n1$  and associated width **W1** are at the wide end of the taper.
2. **[All substrates]** The Nexxim linear width tapered line element has a physical footprint in Ansys Electronics Desktop.
3. **[Microstrip]** The substrate definition should satisfy the following conditions:  $0.01 \leq W/H \leq 100$ ,  $\max(W1, W2) \leq 0.5\lambda_g$ , where  $\lambda_g$  is the guide wavelength.

## Thin-Film Resistor, Bulk Resistivity



### Netlist Format

An instance of a thin-film resistor with bulk resistivity specified has the following netlist syntax:

```
ATFRBxxx n1 n2 W=val P=val RB=val T=val
COMPONENT=ms_thinfilm_rb SUBSTRATE=substrate_name
```

$n1$  and  $n2$  are the names of the nodes attached to the resistor. The entry **COMPONENT=ms\_thinfilm\_rb** identifies the element.

The entry **SUBSTRATE=substrate\_name** identifies the microstrip substrate model name selected for the design (see ["Selecting a Microstrip Substrate"](#) on page 21-119). See the ["Microstrip Substrate Model"](#) on page 21-122 for information on this substrate type.

**Table 66: Thin-Film Resistor, Bulk Resistivity, Instance Parameters**

Parameter	Description	Units	Default
<b>P</b>	Line length	Meter	10e-3
<b>W</b>	Line width	Meter	1e-3
<b>RB</b>	Bulk resistivity	$\mu\text{Ohm-cm}$	2.44
<b>T</b>	Thickness of thin-film resistor	Meter	0.1e-3


### Netlist Example


```
ATFRB2 Port1 Port2 W=0.001 P=0.01
+ COMPONENT=ms_thinfilm_rb SUBSTRATE=FR4
```

where FR4, the selected layout technology or substrate type, has a definition such as:

```
.SUB FR4 MS( H=7.6200e-004 Er=4.4 TAND=0.02 TANM=0
+ MSat=0 MRem=0 HU=0.00508 MET1=1.72413793103448
+ T1=1.7145e-005 RGH=0mil)
```

## Thin-Film Resistor, Surface Resistivity





### Netlist Format

An instance of a thin-film resistor with surface resistivity specified has the following netlist syntax:

```
ATFRSxxx n1 n2 W=val P=val RS=val COMPONENT=ms_thinfilm_rs
SUBSTRATE=substrate_name
```

$n1$  and  $n2$  are the names of the nodes attached to the resistor. The entry **COMPONENT=ms\_thinfilm\_rs** identifies the element.

The entry **SUBSTRATE=substrate\_name** identifies the microstrip substrate model name selected for the design (see "[Selecting a Microstrip Substrate](#)" on page 21-119). See the "[Microstrip Substrate Model](#)" on page 21-122 for information on this substrate type.

**Table 67: Thin-Film Resistor, Surface Resistivity, Instance Parameters**

Parameter	Description	Units	Default
P	Line length	Meter	10e-3
W	Line width	Meter	1e-3
RS	Sheet resistivity	$\mu\text{Ohm-cm}$	100


### Netlist Example

```
ATFRS2 Port1 Port2 W=0.001 P=0.01
+ COMPONENT=ms_thinfilmm_rs SUBSTRATE=FR4
```

where FR4, the selected layout technology or substrate type, has a definition such as:

```
.SUB FR4 MS( H=7.6200e-004 Er=4.4 TAND=0.02 TANM=0
+ MSat=0 MRem=0 HU=0.00508 MET1=1.72413793103448
+ T1=1.7145e-005 RGH=0mil)
```

## Transmission Line, Field Solver



### Netlist Format

A field solver microstrip transmission line has the following netlist syntax:

```
Wxxx n1 0n2 0 N=1 W=val L=val FSmodel=modelname

.MATERIAL conductor METAL CONDUCTIVITY=val
.MATERIAL dielectric DIELECTRIC ER=val LTAND=val
.SHAPE RECT1 RECTANGLE WIDTH=w HEIGHT=t1 // Conductors
.LAYERSTACK layerstack
+ LAYER=(conductor, t2) // Ground plane
+ LAYER=(dielectric, h)
+ LAYER=(AIR, hu)

.MODEL modelname W MODELTYPE=Fieldsolver
+ LAYERSTACK=layerstack
+ CONDUCTOR=(SHAPE=RECT1, ORIGIN=(0, 't2 + h'))
```

$n1$ , and  $n2$  are the names of the input and output nodes. The entry **N=1** shows that this is a single transmission line. The names for the *modelName*, *conductor*, *dielectric*, and *layerstack* are supplied by the user.

The entry **FSmodel=modelName** identifies the field solver microstrip W-model.

**Table 68: Transmission Line, Field Solver Instance Parameters**

Parameter	Description	Units	Default
<b>W</b>	Width of conductor	Meter	0.001
<b>L</b>	Physical length	Meter	0.01
<b>N</b>	Number of lines for W-element (must be 1 for transmission line)	None	1
<b>H</b>	Thickness of dielectric layer	Meter	1e-3
<b>HU</b>	Thickness of air layer	Meter	B/2
<b>T1</b>	Thickness of conductors	Meter	0.001
<b>T2</b>	Thickness of ground planes	Meter	0.001
<b>CONDUCTIVITY</b>	Conductivity of conductor material		57.6e6
<b>ER</b>	Dielectric constant		2.2
<b>TAND</b>	Dielectric loss tangent		0

**Note:** The default values for the transmission line are the ones assigned when placing a component on the Component library in a schematic. There are NO defaults for netlist designs; all values must be specified.

### Netlist Example


```
W3 Port1 0 Port2 0 N=1 W=0.0001 L=0.002 FSmodel=MS1

.MATERIAL cond1 METAL CONDUCTIVITY=5.8e7
.MATERIAL diel1 DIELECTRIC ER=4.4 LOSSTANGENT=0.02
.SHAPE RECT1 RECTANGLE WIDTH=.005 // Conductor width W
+ HEIGHT=.001 // Conductor thickness T1
.LAYERSTACK microstrip
+ LAYER=(cond1, .001) // Bottom ground, T2
+ LAYER=(diel1, .01) // Dielectric, H
+ LAYER=(AIR, .002) // Air layer, HU
.MODEL MS1 W MODELTYPE=Fieldsolver
+ LAYERSTACK=microstrip
```



```
+ CONDUCTOR=(SHAPE=RECT1, + ORIGIN=(0, '.001 + .01'), // T2 + H
+ MATERIAL=cond1, TYPE=SIGNAL)
```

## Transmission Line, Physical Length



### Netlist Format

An instance of a transmission line with physical length has the following netlist syntax:

```
Axxx n1 n2 [W=val] [P=val] COMPONENT=trl SUBSTRATE=substrate_name
```

*n1* and *n2* are the names of the nodes attached to the transmission line. The entry **COMPONENT=TRL** identifies the element as a transmission line with physical length.

The entry **SUBSTRATE=***substrate\_name* identifies the microstrip substrate model name selected for the design (see ["Selecting a Microstrip Substrate"](#) on page 21-119). See the ["Microstrip Substrate Model"](#) on page 21-122 for information on this substrate type.

**Table 69: Transmission Line with Physical Length, Instance Parameters**

Parameter	Description	Units	Default
<b>P</b>	Physical length	Meter	1e-2
<b>W</b>	Conductor width	Meter	1e-3

### Netlist Example

```
A2 Port1 Port2 W=0.001 P=0.01
+ COMPONENT=TRL SUBSTRATE=FR4
```



where FR4, the selected layout technology or substrate type, has a definition such as:

```
.SUB FR4 MS( H=7.6200e-004 Er=4.4 TAND=0.02 TANM=0
+ MSat=0 MRem=0 HU=0.00508 MET1=1.72413793103448
+ T1=1.7145e-005 RGH=0mil)
```

**Notes**

1. **[Microstrip]** The substrate definition should satisfy the following conditions:  $0.01 \leq W/H \leq 10$ ,  $E_R < 18$ ,  $T \leq W$ , and  $T \leq H/2$ .

## Transmission Line, Physical Length with Reference



**Netlist Format**

An instance of a transmission line with physical length and reference nodes has the following netlist syntax:

**Axxx** *n1 n2 n3 n4* [**W=***val*] [**P=***val*] **COMPONENT=TRL** **SUBSTRATE=***substrate\_name*

*n1*, *n2*, *n3*, and *n4* are the names of the nodes attached to the transmission line. The entry **COMPONENT=TRL** identifies the element as a transmission line with physical length.

The entry **SUBSTRATE=***substrate\_name* identifies the microstrip substrate model name selected for the design (see "[Selecting a Microstrip Substrate](#)" on page 21-119). See the "[Microstrip Substrate Model](#)" on page 21-122 for information on this substrate type.

**Table 70: Transmission Line with Physical Length and Reference Nodes, Instance Parameters**

Parameter	Description	Units	Default
<b>P</b>	Physical length	Meter	1e-2
<b>W</b>	Conductor width	Meter	1e-3

### Netlist Example

```
A5 Port1 Port2 0 0 W=0.001 P=0.01
+ COMPONENT=TRL SUBSTRATE=FR4
```

where FR4, the selected layout technology or substrate type, has a definition such as:

```
.SUB FR4 MS( H=7.6200e-004 Er=4.4 TAND=0.02 TANM=0
+ MSat=0 MRem=0 HU=0.00508 MET1=1.72413793103448
+ T1=1.7145e-005 RGH=0mil)
```

### Notes

1. **[Microstrip]** The substrate definition should satisfy the following conditions:  
 $0.01 \leq W/H \leq 10$ ,  $E_R < 18$ ,  $T \leq W$ , and  $T \leq H/2$ .

## Transmission Line, Electrical Length



Microstrip Elements 21-113

Ansys Electromagnetics Suite 2024 R2 - © ANSYS, Inc. All rights reserved. - Contains proprietary and confidential

information of ANSYS, Inc. and its subsidiaries and affiliates.

at reference  
frequency F

## Netlist Format

An instance of a transmission line with electrical length has the following netlist syntax:

```
Axxx n1 n2 W=val E=val F=val COMPONENT=TRL_E SUBSTRATE=substrate_name
```

*n1* and *n2* are the names of the nodes attached to the transmission line. The entry **COMPONENT=TRL\_E** identifies the element as a transmission line with electrical length.

The entry **SUBSTRATE=substrate\_name** identifies the microstrip substrate model name selected for the design (see ["Selecting a Microstrip Substrate"](#) on page 21-119). See the ["Microstrip Substrate Model"](#) on page 21-122 for information on this substrate type.

**Table 71: Transmission Line with Electrical Length, Instance Parameters**

Parameter	Description	Units	Default
<b>W</b>	Conductor width	Meter	0.001
<b>E</b>	Electrical length	Degree	45
<b>F</b>	Reference frequency for E	Hz	1e9

## Netlist Example

```
A7 Port1 Port2 W=0.001 E=45 F=5000000000
+ COMPONENT=TRL_E SUBSTRATE=FR4
```

where FR4, the selected layout technology or substrate type, has a definition such as:


```
.SUB FR4 MS( H=7.6200e-004 Er=4.4 TAND=0.02 TANM=0
+ MSat=0 MRem=0 HU=0.00508 MET1=1.72413793103448
+ T1=1.7145e-005 RGH=0mil)
```

## Notes

1. **[Microstrip]** The following conditions should be satisfied:  $0.01 \leq W/H \leq 10$ ,  $E_R < 18$ ,  $T \leq W$ , and  $T \leq H/2$ .

## Transmission Line, Electrical Length with Reference





### Netlist Format

An instance of a transmission line with physical length and reference nodes has the following netlist syntax:

```
Axxx n1 n2 n3 n4 [W=val] [E=val] [F=val] COMPONENT=TRL_E
SUBSTRATE=substrate_name
```

$n1$ ,  $n2$ ,  $n3$ , and  $n4$  are the names of the nodes attached to the transmission line. The entry **COMPONENT=TRL\_E** identifies the element as a transmission line with electrical length.

The entry **SUBSTRATE=substrate\_name** identifies the microstrip substrate model name selected for the design (see "[Selecting a Microstrip Substrate](#)" on page 21-119). See the "[Microstrip Substrate Model](#)" on page 21-122 for information on this substrate type.

**Table 72: Transmission Line with Electrical Length, Instance Parameters**

Parameter	Description	Units	Default
<b>W</b>	Conductor width	Meter	0.001
<b>E</b>	Electrical length	Degree	45
<b>F</b>	Reference frequency for E	Hz	1e9

### Netlist Example

```
A7 Port1 Port2 Port3 Port4 W=0.001 E=45 F=5000000000
+ COMPONENT=TRL_E SUBSTRATE=FR4
```


where FR4, the selected layout technology or substrate type, has a definition such as:

```
.SUB FR4 MS( H=7.6200e-004 Er=4.4 TAND=0.02 TANM=0
+ MSat=0 MRem=0 HU=0.00508 MET1=1.72413793103448
+ T1=1.7145e-005 RGH=0mil)
```



**Notes**


1. **[Microstrip]** The following conditions should be satisfied:  $0.01 \leq W/H \leq 10$ ,  $E_R < 18$ ,  $T \leq W$ , and  $T \leq H/2$ .

**Y Junction**



$$\frac{W_2}{W_1} > \frac{\cos\left(90^\circ - \frac{ANG}{2}\right)}{2}$$





### Netlist Format

An instance of a Y-junction has the following netlist syntax:

```
AYJUNxxx n1 n2 n3 W1=val W2=val ANG=val COMPONENT=yjunction
SUBSTRATE=substrate_name
```

$n1$ ,  $n2$ , and  $n3$  are the names of the nodes attached to the junction. The entry **COMPONENT=yjunction** identifies the element.

The entry **SUBSTRATE=substrate\_name** identifies the microstrip substrate model name selected for the design (see ["Selecting a Microstrip Substrate"](#) on page 21-119). See the ["Microstrip Substrate Model"](#) on page 21-122 for information on this substrate type.

**Table 73: Y Junction Instance Parameters**

Parameter	Description	Units	Default
<b>W1</b>	Width of conductor at node 1	Meter	0.001
<b>W2</b>	Width of conductor at nodes 2 and 3	Meter	0.001
<b>ANG</b>	Angle of the Y junction	Degree	45

### Netlist Example

```
AYJUN10 sig1 sig2 sig3 W1=1mm W2=0.75mm ANG=57
+ COMPONENT=yjunction SUBSTRATE=FR4
```

where FR4, the selected layout technology or substrate type, has a definition such as:

```
.SUB FR4 MS( H=7.6200e-004 Er=4.4 TAND=0.02 TANM=0  
+ MSat=0 MRem=0 HU=0.00508 MET1=1.72413793103448  
+ T1=1.7145e-005 RGH=0mil)
```

### Notes

1. **[Microstrip]** The frequency should be below the cutoff frequency of the first higher-order mode of the microstrip:

$$f_{cutoff} = \frac{C_0}{2 \cdot W_{eff} \sqrt{Er_{eff}}}$$

Where  $C_0$  is the speed of light in free space,  $W_{eff}$  is the effective width of the microstrip, and  $Er_{eff}$  is the effective dielectric constant.

2. For the angle  $ANG$ ,

(a) when  $W1_{eff} < 2W2_{eff}$ ,

$$\cos(ANG/2) \leq \frac{W2_{eff}}{2 \cdot W1_{eff}}$$

(b) when  $W1_{eff} > 2W2_{eff}$ ,

$$\cos(ANG/2) \leq \frac{W2_{eff}}{2 \cdot W1_{eff}}$$



where  $W1_{\text{eff}}$  and  $W2_{\text{eff}}$  are the effective widths of microstrip lines  $W1$  and  $W2$ .

3. The model parameters are checked for possible violations of these limits. You may perform a similar check using the following approximate formula for calculating effective width  $W_{\text{eff}}$  on the microstrip line width  $W$  and substrate parameters:

$$W_{\text{eff}} = W + \frac{T}{\pi} \cdot \left[ \ln\left(\frac{2H}{T}\right) + 1 \right]$$


Where  $T$  is the metallization thickness and  $H$  is the substrate height, both as defined in the .SUB statement.

## References

[1] Reza Mahran, "Calculation of Microstrip Bends and Y-junctions with Arbitrary Angles", IEEE Transactions on Microwave Theory and Techniques, vol. MTT-26, No. 6, JUNE 1978, pp 400-405.

## Selecting a Microstrip Substrate

For Nexxim designs that are created with the **Schematic Editor**, you can select a predefined microstrip substrate to apply to all distributed elements instantiated in a design. The selection of a technology is made on the **Choose Layout Technology** window that appears when you select **Insert Nexxim Circuit Design** on the Project menu:



Select the appropriate substrate technology and click **Open**. To choose a technology that is not on the list, click **Browse**. Using the explorer window, browse to and select the Technology (.asty) file that contains the technology you want to use. Then click **Open**. When a substrate has been selected, Ansys Electronics Desktop creates a **.SUB** entry for this substrate type in the internal netlist representing the schematic design.

Then, when a distributed element is instantiated, it includes a **SUBSTRATE=substrate\_name** entry in its netlist syntax. **Electronics Desktop** automatically inserts the *substrate\_name* that was selected from the **Choose Layout Technology** window (**FR4** in the example pictured above) into the internal netlist entry for the instantiated element.


If you wish to use a custom substrate type (or no substrate type) instead of one of the predefined types, click **None**. The design opens, but no substrate type is applied to instances of distributed elements unless you either create a custom substrate type or select a predefined type on a component-by-component basis.

**Note:** All distributed elements in a given design must use the same substrate type.

## Creating a Custom Microstrip Substrate

To create a new, custom substrate definition, open the Nexxim design icon (e.g., “Nexxim1”, then right-click the **Data** field and select **Add Substrate Definition** to open the **Substrate**

**Definition** window. Specify the name of your new substrate (the following example uses the name "MS\_custom").



(see the "[Microstrip Substrate Model](#)" on the next page help topic for guidelines on defining Microstrip substrates.


When the substrate definition is complete, click **OK**.

If you selected **None** for the global substrate type in the **Choose Layout Technology** group box, the custom substrate becomes the global substrate type.

**Note:** All distributed elements in a given design must use the same substrate type.

## Selecting a Substrate at the Component Level

To specify a custom substrate type, or to change to a different predefined substrate type, you must make the assignment individually for each component. Double-click the distributed element to open the **Properties** window:





The **SUB** property identifies the substrate that is currently applied to the element. In the example, above, a custom substrate type named “MS\_custom” appears as the value of the **SUB** property.

To change to a different substrate type, enter the appropriate substrate name as the value of the **SUB** property, and click **OK**.

**Note:** All distributed elements in a given design must use the same substrate type.

## Microstrip Substrate Model



## Defining a Microstrip Model

To add a microstrip substrate model to a new Nexxim design, select one of the MS substrate types on the **Choose Layout Technology** window that appears when you select **Insert Nexxim Circuit Design** on the **Project** drop-down menu. A substrate that is added from this window has a default substrate name and metalization parameters.

To add a new substrate to an existing design, expand the **Project** icon, the **Design** icon. Right-click the **Data** icon and select **Add Substrate Definition** to open the **Substrate Definition** window. Then add the substrate name and parameters as appropriate, and click **OK**. A substrate added in this manner requires you to specify the metalization parameters explicitly.

To edit the definition of a substrate, expand the **Project** icon, the **Design** icon, the **Data** icon. Click on the icon for the substrate you wish to edit to open the **Substrate Definition** window. Add or modify the substrate parameters as appropriate, then click **OK**.

### Microstrip Substrate Model Netlist Form

The Microstrip substrate model has the following netlist format:

```
.SUB substrate_name MS ( [H=val] [ER=val] [HU=val] [TAND=val]
[MSAT=val] [MREM=val] [TANM=val]
[MET1=val] [T1=val] [MET2=val] [T2=val] [MET3=val] [T3=val]
[RGH=val] )
```

The *substrate\_name* is the name for the substrate type used in distributed elements that refer to this substrate definition. The entry **MS** is required to identify the Microstrip substrate type. The **MS** identifier must immediately follow the *substrate\_name*.

Inside the parentheses, the labeled parameters may be entered in any order.

**Table 74: Microstrip Substrate Parameters**

Parameter	Description	Unit	Default
<b>ER</b>	Dielectric constant of substrate, $1 \leq ER \leq 128$	None	4.5
<b>H</b>	Substrate thickness, $H > 0$	Meter	1e-3
<b>HU</b>	Distance to top cover. Default of 0 means "No top cover." To choose a covered model, set $HU > 0$ .  $HU < 40 \times H$ enables covered microstrip modeling.  In several models, radiation effects are modeled when the cover height is not specified and may result in a slower simulation. $HU > 40 \times H$ disables radiation modeling without	Meter	0.0 (No cover)

	introducing any undesirable effects.		
<b>MET1, MET2, MET3</b>	Resistivity of metal layer 1, 2, and 3	$\mu\text{Ohm-cm}$	0.0
<b>MREM</b>	$4\pi$ x the remanent magnetization in gauss, $\text{MREM} \leq \text{MSAT}$	None	0.0
<b>MSAT</b>	$4\pi$ x the material saturation magnetization in gauss, $\text{MSAT} \geq 0$  The substrate is considered to be a dielectric substrate unless a non-zero positive MSAT is specified	None	0.0
<b>RGH</b>	RMS surface roughness	Meter	0.0
<b>T1, T2, T3</b>	Thickness of metal layer 1, 2, and 3	Meter	0.0
<b>TAND</b>	Dielectric loss tangent, [0,0.1]	None	0.0
<b>TANM</b>	Magnetic loss tangent, $0 \leq \text{TANM} \leq 0.1$	None	0.0

### Microstrip Substrate Model Netlist Example

```
.SUB FR4 MS( H=7.6200e-004 Er=4.4 TAND=0.02 TANM=0
+ MSat=0 MRem=0 HU=0.00508 MET1=1.72413793103448
+ T1=1.7145e-005 RGH=0mil)
```

Surface roughness in the substrate definition is not supported in some MCPL implementations.

## 22 - MOSFET Levels 1 through 27

This topic describes the following MOSFETs:

"MOSFET Instance, Schichman-Hodges Model (Level 1)" below

"Schichman-Hodges MOSFET Model, Level 1 " on page 22-3

"MOSFET Instance, SPICE 2G Grove-Frohman Model (Level 2)" on page 22-10

"IDS Grove-Frohman MOSFET Model, Level 2 " on page 22-12

"MOSFET Instance, SPICE 2G Empirical Model (Level 3)" on page 22-18

"SPICE 2G Empirical MOSFET Model, Level 3" on page 22-20

"MOSFET Instance, Advanced SPICE Level 2 Model (Level 8)" on page 22-27

"Advanced IDS MOSFET Model, Level 8" on page 22-28


For additional MOSFETs, see

"MOSFET Levels 49 through 54" on page 23-1

"MOSFET Levels 55 through 66" on page 24-1

"MOSFET Levels 69 through 99" on page 25-1

### MOSFET Instance, Schichman-Hodges Model (Level 1)



### Schichman-Hodges MOSFET Instance Netlist Syntax

The syntax for a Level 1 Schichman-Hodges MOSFET instance is:

```
Mxxxx nd ng ns [nb] modelname [[L=]length] [[W=]width]
[AD=val] [AS=val] [PD=val] [PS=val]
[NRD=val] [NRS=val]
[SCALE=val] [M=val] [TEMP=val] [DTEMP=val]
```

*nd* is the drain node, *ng* is the gate node, *ns* is the source node, and *nb* is the bulk or substrate node of the MOSFET. *modelname* is the name of a Level 1 MOSFET model defined in a .MODEL statement elsewhere in the netlist.

When the option **WL** is in effect (on the .OPTION statement), the syntax becomes:

```
Mxxxx nd ng ns [nb] modelname [width] [length]
[AD=val] [AS=val] [PD=val] [PS=val]
[NRD=val] [NRS=val]
[SCALE=val] [M=val] [TEMP=val] [DTEMP=val]
```

**Table 66: Level 1 MOSFET Instance Parameters**

Instance Parameter	Description	Unit	Default
<b>AD</b>	Drain diffusion area	Meter <sup>2</sup>	ACM=0 or 1: 0.0 ACM=2 or 3: -1.0
<b>AS</b>	Source diffusion area	Meter <sup>2</sup>	ACM=0 or 1: 0.0 ACM=2 or 3: -1.0
<b>ASPEC</b>	ASPEC option	None	0.0
<b>DTEMP</b>	Difference between MOSFET and circuit temperatures	°C	0.0
<b>L</b>	Channel length	Meter	1.0e-4
<b>M</b>	Multiplier: number of parallel transistors to be simulated	None	1.0
<b>NRD</b>	Number of squares for drain resistance	Square	0.0
<b>NRS</b>	Number of squares for source resistance	Square	0.0
<b>PD</b>	Drain perimeter	Meter	0.0



<b>PS</b>	Source perimeter	Meter	0.0
<b>SCALE</b>	Element scale factor (also an option for .OPTIONS statement)	None	1.0
<b>TEMP</b>	Nominal circuit temperature	°C	Calculated
<b>W</b>	Channel width	Meter	1.0e-4

### Schichman-Hodges MOSFET Instance Netlist Example

```
M1 10 11 12 mosfet1
M12 G3 VDD 0 0 mosfet2 M=2 DTEMP=30
Mtest 34 56 78 90 fetex
```

## Schichman-Hodges MOSFET Model, Level 1

The netlist syntax for a Level 1 MOSFET model is:

```
.MODEL modelname NMOS [LEVEL=1] [(][parameter=val] ... [)]
```

or

```
.MODEL modelname PMOS [LEVEL=1] [(][parameter=val] ... [)]
```

*modelname* is the name used by MOSFET instances to refer to this .MODEL statement. The Level 1 Schichman-Hodges MOSFET model is the default if **LEVEL** is omitted on the .MODEL statement.

**Table 67: Level 1 MOSFET Basic Model Parameters**

Model Parameter	Description	Unit	Default
<b>LEVEL</b>	1 selects the Schichman-Hodges MOSFET model	None	1 (default if LEVEL parameter is omitted)
<b>COX (CO)</b>	Oxide capacitance per unit of gate area	Farad/Meter <sup>2</sup>	Calculated
<b>GEO</b>	Layout geometry 0 = Drain and source not shared 1 = Drain shared 2 = Source shared 3 = Drain and source shared	None	0
<b>KP (BETA)</b>	Intrinsic transconductance parameter.	Amp/Volt <sup>2</sup>	Calculated

<b>BET)</b>			
<b>LAMBDA (LAM, LA)</b>	Channel length modulation	Volt <sup>-1</sup>	0.0
<b>NI</b>	Intrinsic concentration	cm <sup>-3</sup>	Calculated
<b>SCALM</b>	Model parameter scale factor (also an option for .OPTIONS statement)	None	1.0
<b>TNOM</b>	Nominal device temperature	°C	25
<b>TOX</b>	Gate oxide thickness	Meter	1.0e-7
<b>UO</b>	Carrier mobility	cm <sup>2</sup> /Volt-Second	Calculated
<b>UPDATE</b>	Update selector for parasitics model	None	0.0

Table 68: Level 1 MOSFET Diode DC Model Parameters

Model Parameter	Description	Unit	Default
<b>ACM</b>	Area calculation method selector 0 = SPICE model, parameters depend on element areas 1 = ASPEC model, parameters depend on element width 2 = HSPICE model (combines ACM 0 and 1, extensions for lightly-doped drain technology 3 = HSPICE method, ACM 2 plus shared sources and drains and gate-edge source/drain peripheral capacitances	None	0
<b>ASPEC</b>	IS option switch	None	0.0
<b>JS</b>	Bulk junction saturation current	ACM = 1: Amp/Meter  Else: Amp/Meter 2	0.0
<b>JSW</b>	Sidewall bulk junction saturation current	Amp/Meter	0.0
<b>IS</b>	Bulk junction saturation current	Amp	1.0e-14
<b>N</b>	Emission coefficient	None	1.0
<b>NDS</b>	Reverse bias slope coefficient	None	1.0

<b>VNDS</b>	Reverse diode current transition point	Volt	-1.0
-------------	--	------	------

**Table 69: Level 1 MOSFET Diode Capacitance Model Parameters**

Model Parameter	Description	Unit	Default
<b>CBD</b>	Zero-bias bulk-drain junction capacitance	Farad	0.0
<b>CBS</b>	Zero-bias bulk-source junction capacitance	Farad	0.0
<b>CJ (CDB, CSB, CJA)</b>	Zero-bias junction capacitance	ACM = 1: Farad/Meter  Else: Farad/Meter <sup>2</sup>	Calculated
<b>CJSW (CJP)</b>	Zero-bias gate-edge sidewall bulk junction capacitance	Farad/Meter	0.0
<b>CJGATE</b>	Zero-bias gate-edge sidewall bulk junction capacitance (ACM = 3)	Farad/Meter	CJSW
<b>FC</b>	Forward-bias capacitance depletion coefficient	None	0.0
<b>MJ (EXA, EXJ, EXS, EXD)</b>	Bulk junction grading coefficient	None	0.5
<b>MJSW (EXP)</b>	Bulk sidewall junction grading coefficient	None	0.33
<b>PB (PHA, PHS, PHD)</b>	Bulk junction contact potential	Volt	0.8
<b>PHP</b>	Bulk sidewall junction contact potential	Volt	PB
<b>TT</b>	Transit time	Second	0.0

**Table 70: Level 1 MOSFET Drain and Source Resistance Model Parameters**

Model Parameter	Description	Unit	Default
<b>LRD</b>	Drain resistance length sensitivity	Ohm/Meter	0.0
<b>LRS</b>	Source resistance length sensitivity	Ohm/Meter	0.0
<b>PRD</b>	Drain resistance area sensitivity	Ohm/Meter <sup>2</sup>	0.0
<b>PRS</b>	Source resistance area sensitivity	Ohm/Meter <sup>2</sup>	0.0

<b>RD</b>	Drain ohmic resistance	Ohm	0.0
<b>RDC</b>	Additional drain resistance due to contact resistance	Ohm	0.0
<b>RS</b>	Source ohmic resistance	Ohm	0.0
<b>RSC</b>	Additional source resistance due to contact resistance	Ohm	0.0
<b>RSH (RL)</b>	Drain and source diffusion sheet resistance	Ohm/Square	0.0
<b>WRD</b>	Drain resistance width sensitivity	Ohm/Meter	0.0
<b>WRS</b>	Source resistance width sensitivity	Ohm/Meter	0.0

**Table 71: Level 1 MOSFET Geometry Model Parameters**

<b>Model Parameter</b>	<b>Description</b>	<b>Unit</b>	<b>Default</b>
<b>DEL</b>	Channel length reduction	Meter	0.0
<b>HDIF</b>	Length of heavily-doped diffusion region, from contact to lightly-doped region (ACM = 2 or 3)	Meter	0.0
<b>LD (DLAT, LATD)</b>	Lateral diffusion into channel from source and drain	Meter	If neither LD nor XJ are specified: LD = 0.0  If XJ specified but LD not specified: LD = $0.75 \times XJ$
<b>LDIF</b>	Length of lightly-doped diffusion adjacent to gate (ACM = 1 or 2)	Meter	0.0
<b>LDAC</b>	Lateral diffusion for AC analysis	Meter	None
<b>LMLT</b>	Length shrink factor	None	1.0
<b>LREF</b>	Channel length reference	Meter	0.0
<b>WD</b>	Lateral diffusion into channel from bulk along width	Meter	0.0
<b>WDAC</b>	Lateral diffusion for AC analysis	Meter	None
<b>WMLT</b>	Diffusion layer and width reduction factor	None	1.0
<b>WREF</b>	Channel width reference	Meter	0.0
<b>XJ</b>	Metallurgical junction depth	Meter	0.0
<b>XL (DL,</b>	Correction for mask and etch effects	Meter	0.0

LDEL)			
XW (DW, WDEL)	Correction for mask and etch effects	Meter	0.0

Table 72: Level 1 MOSFET Threshold Voltage Model Parameters

Model Parameter	Description	Unit	Default
DELVTO	Threshold voltage shift at zero bias	Volt	0.0
GAMMA	Body effect factor	Volt <sup>1/2</sup>	Calculated
NFS (DFS, NF, DNF)	Fast surface state density	cm <sup>-2</sup> × Volt <sup>-1</sup>	0.0
NGATE	Polysilicon gate doping	1/cm <sup>3</sup>	No default. If NGATE ≤ 0.0, it is set to 1.0e+18
NSS	Surface state density	cm <sup>-2</sup>	0.0
NSUB (DNB, NB)	Substrate doping	1/cm <sup>3</sup>	1.0e+15
PHI	Surface inversion potential	Volt	Calculated
TPG (TPS)	Type of gate material 0 = Aluminum gate 1 = Polysilicon gate same as source-drain diffusion  -1 = Polysilicon gate opposite to source-drain diffusion	None	1
VTO (VT0)	Zero-bias threshold voltage	Volt	Calculated

Table 73: Level 1 MOSFET Gate Overlap Capacitance Model Parameters

Model Parameter	Description	Unit	Default
CGBO (CGB)	Gate-bulk overlap capacitance per meter channel length.  If CGBO not specified but WD and TOX are specified, CGBO is calculated from TOX and WD.	Farad/Meter	0.0

<b>CGDO</b> (CGD, C2)	Gate-drain overlap capacitance per meter channel length	Farad/Meter	Calculated
<b>CGSO</b> (CGS, C1)	Gate-source overlap capacitance per meter channel length	Farad/Meter	Calculated
<b>METO</b>	Fringing field factor for gate-to-source and gate-to-drain overlap capacitance calculation	Meter	0.0

**Table 74: Level 1 MOSFET Noise Model Parameters**

Model Parameter	Description	Unit	Default
<b>AF</b>	Flicker noise exponent	None	1.0
<b>GDSNOI</b>	Channel thermal noise coefficient (for NLEV = 3)	None	1.0
<b>KF</b>	Flicker noise coefficient	None	0.0
<b>NLEV</b>	Noise equation selector	None	2

**Table 75: Level 1 MOSFET Temperature Effect Model Parameters**

Model Parameter	Description	Unit	Default
<b>BEX</b>	Low field mobility (UO) temperature exponent	None	-1.5
<b>CTA</b>	Junction capacitance (CJ) temperature coefficient	$^{\circ}\text{K}^{-1}$	0.0
<b>CTP</b>	Junction sidewall capacitance (CJSW) temperature coefficient	$^{\circ}\text{K}^{-1}$	0.0
<b>EG</b>	Energy gap for pn junction diodes	electron-Volt	Calculated
<b>F1EX</b>	Bulk junction bottom grading coefficient (Not used in current implementation)	None	0.0
<b>GAP1</b>	1st bandgap correction factor	electron-Volt/ $^{\circ}\text{K}$	7.02e-4
<b>GAP2</b>	2nd bandgap correction factor	$^{\circ}\text{K}$	1108
<b>LAMEX</b>	LAMBDA temperature coefficient	$^{\circ}\text{K}^{-1}$	0.0
<b>PTA</b>	Junction potential (PB) temperature coefficient (TLEVC = 1 or 2)	Volt/ $^{\circ}\text{K}$	0.0
<b>PTC</b>	Fermi potential (PHI) temperature coefficient (TLEVC = 1 or 2)	Volt/ $^{\circ}\text{K}$	0.0

<b>PTP</b>	Junction potential (PHP) temperature coefficient (TLEVC = 1 or 2)	Volt/°K	0.0
<b>TCV</b>	Threshold voltage (VTH) temperature coefficient	Volt/°K	0.0
<b>TLEV</b>	Temperature equation selector 0 = SPICE-style 1 = ASPEC style	None	0.0
<b>TLEVC</b>	Temperature equation selector for junction capacitances and potentials 0 = SPICE-style 1 = ASPEC style	None	0.0
<b>TRD</b>	Temperature coefficient for drain resistor (RD)	°K <sup>-1</sup>	0.0
<b>TRS</b>	Temperature coefficient for source resistor (RS)	°K <sup>-1</sup>	0.0
<b>XTI</b>	Saturation current temperature exponent	None	0.0

**Table 76: Meyer Capacitance Model Parameters for CAPOP = 0, 1, or 2**


<b>Model Parameter</b>	<b>Description</b>	<b>Unit</b>	<b>Default</b>
<b>CGBEX</b>	cgb exponent (CAPOP = 1 only)	None	0.5
<b>CF1</b>	Modified Meyer control for transition of cgs from depletion to weak inversion for CGSO (CAPOP = 2 only)	Volt	0.0
<b>CF2</b>	Modified Meyer control for transition of cgs from weak to strong inversion region (CAPOP = 2 only)	Volt	0.1
<b>CF3</b>	Modified Meyer control for transition of cgs and cgd from saturation to linear region as a function of vds (CAPOP = 2 only)	None	1.0
<b>CF4</b>	Modified Meyer control for contour of cgb and cgs smoothing factors	None	50.0
<b>CF5</b>	Modified Meyer control for capacitance multiplier for cgs in saturation region	None	0.667
<b>CF6</b>	Modified Meyer control for contour of cgd smoothing factor	None	500.0
<b>XQC</b>	Selector for gate capacitance drain versus source charge sharing coefficient 0 = 0/100 0.4 = 40/60 0.5 = 50/50	None	0.5

	$\geq 1 = 0/100$ Any other value < 1 = 40/60		
--	---	--	--

### Schichman-Hodges MOSFET Model Netlist Example

```
.MODEL N NMOS
+ LEVEL=1
+ KP=2.33082E-05
+ LAMBDA=0.013333 VT0=0.69486 GAMMA=0.60309 PHI=1
+ TOX=1.9800000E-08 XJ=0.2U
+ LD=0.1U NSUB=4.9999999E+16
+ NSS=0.0000000E+00
+ CJ=4.091E-4 MJ=0.307 PB=1.0
+ CJSW=3.078E-10 MJSW=1.0E-2
+ CGSO=3.93E-10 CGDO=3.93E-10
```

## MOSFET Instance, SPICE 2G Grove-Frohman Model (Level 2)



### SPICE 2G Grove-Frohman MOSFET Instance Netlist Syntax

The syntax for a Level 2 Grove-Frohman MOSFET instance is:



```

Mxxxx nd ng ns [nb] modelname [[L=]length] [[W=]width]
[AD=val] [AS=val] [PD=val] [PS=val]
[NRD=val] [NRS=val] [SCALE=val] [VDSAT=val]
[ASPEC=val] [DTEMP=val]
[M=val] [TEMP=val]

```

*nd* is the drain node, *ng* is the gate node, *ns* is the source node, and *nb* is the bulk or substrate node of the MOSFET. *modelname* is the name of a Level 2 MOSFET model defined in a .MODEL statement elsewhere in the netlist.

When the option **WL** is in effect (on the .OPTION statement), the syntax becomes:

```

Mxxxx nd ng ns [nb] modelname [width] [length]
[AD=val] [AS=val] [PD=val] [PS=val]
[NRD=val] [NRS=val] [SCALE=val] [VDSAT=val]
[ASPEC=val] [DTEMP=val]
[M=val] [TEMP=val]

```

**Table 77: Level 2 MOSFET Instance Parameters**

Instance Parameter	Description	Unit	Default
<b>AD</b>	Drain diffusion area	Meter <sup>2</sup>	0.0
<b>AS</b>	Source diffusion area	Meter <sup>2</sup>	0.0
<b>ASPEC</b>	ASPEC option	None	0.0
<b>DTEMP</b>	Difference between MOSFET and circuit temperatures	°C	0.0
<b>L</b>	MOSFET channel length	Meter	1.0e-4
<b>M</b>	Multiplier: simulates parallel transistors	None	1.0
<b>NRD</b>	Number of squares of drain diffusion for resistance calculations	Square	0.0
<b>NRS</b>	Number of squares of source diffusion for resistance calculations	Square	0.0
<b>PD</b>	Drain diffusion periphery	Meter	0.0
<b>PS</b>	Source diffusion periphery	Meter	0.0
<b>SCALE</b>	Scale factor for instance parameters	None	1.0
<b>TEMP</b>	Device temperature	°C	Calculated
<b>VDSAT</b>	Saturation voltage	Volt	0.0
<b>W</b>	MOSFET channel width	Meter	1.0e-4

## SPICE 2G Grove-Frohman MOSFET Instance Netlist Example

```
M23 22 33 44 mosmodel2
```

## IDS Grove-Frohman MOSFET Model, Level 2

The netlist syntax for a Level 2 MOSFET model is:

```
.MODEL modelName NMOS LEVEL=2 [ ( ) [parameter=val] ... ( ) ]
```

or

```
.MODEL modelName PMOS LEVEL=2 [ ( ) [parameter=val] ... ( ) ]
```

*modelName* is the name used by MOSFET instances to refer to this .MODEL statement. The **LEVEL=2** entry selects the IDS Grove-Frohman MOSFET model.

**Table 78: Level 2 MOSFET Basic Model Parameters**

Model Parameter	Description	Unit	Default
<b>LEVEL</b>	2 is required to select the IDS Grove-Frohman model	None	1 (default if LEVEL parameter is omitted)
<b>ACM</b>	Area calculation method selector 0 = SPICE model, parameters depend on element areas 1 = ASPEC model, parameters depend on element width 2 = HSPICE model (combines ACM 0 and 1, extensions for lightly-doped drain technology 3 = HSPICE method, ACM 2 plus shared sources and drains and gate-edge source/drain peripheral capacitances	None	0
<b>ALPHA</b>	Impact ionization current coefficient	None	0.0
<b>CAPOP</b>	Capacitance model selector	None	2
<b>CBD</b>	Zero-bias bulk-drain junction capacitance	Farad	0.0
<b>CBS</b>	Zero-bias bulk-source junction capacitance	Farad	0.0
<b>CJ (CDB,</b>	Zero-bias bulk junction bottom capacitance	Farad/Meter <sup>2</sup>	Calculated

<b>CSB, CJA)</b>			
<b>CJGATE</b>	Zero-bias gate-edge sidewall bulk junction capacitance (ACM = 3)	Farad/Meter	CJSW
<b>CJSW (CJP)</b>	Zero-bias bulk junction sidewall capacitance	Farad/Meter	0.0
<b>COX (CO)</b>	Oxide capacitance of gate per unit area	Farad/Meter <sup>2</sup>	Calculated
<b>DEL</b>	Channel length reduction	Meter	0.0
<b>DELVTO</b>	Threshold voltage shift at zero bias	Volt	0.0
<b>ECRIT (ESAT)</b>	Critical electric field for carrier velocity saturation. Zero represents an infinite value. Grove: electrons 6e+4, holes 2.4e+4	Volt-cm <sup>-1</sup>	0.0
<b>FC</b>	Forward-bias depletion coefficient for capacitance	None	0.0
<b>F1EX</b>	Bulk junction bottom grading coefficient (Not used)	None	0.0
<b>GEO</b>	Layout geometry  0 = Drain and source not shared 1 = Drain shared 2 = Source shared 3 = Drain and source shared	None	0
<b>HDIF</b>	Length of heavily-doped diffusion region, from contact to lightly-doped region (ACM = 2 or 3)	Meter	0.0
<b>IIRAT</b>	Portion of impact ionization current that goes to source	None	0.0
<b>IS</b>	Bulk junction saturation current	Amp	1.0e-14
<b>JS</b>	Bulk junction saturation current density	Amp/Meter <sup>2</sup>	0.0
<b>JSW</b>	Sidewall bulk junction saturation current	Amp/Meter	0.0
<b>KP (BET, BETA)</b>	Intrinsic transconductance parameter	Amp/Volt <sup>2</sup>	Calculated
<b>LALPHA</b>	Alpha length sensitivity	μMeter/Volt	0.0
<b>LAMBDA (LAM, LA)</b>	Channel length modulation	Volt <sup>-1</sup>	0.0
<b>LD (DLAT, LATD)</b>	Lateral diffusion into channel from source and drain diffusions	Meter	XJ not present: 0.0

			XJ present: 0.75×XJ
<b>LDIF</b>	Length of lightly-doped diffusion adjacent to gate (ACM = 1 or 2)	Meter	0.0
<b>LDAC</b>	Lateral diffusion	Meter	None
<b>LMLT</b>	Length shrink factor	None	1.0
<b>LREF</b>	Channel length reference	Meter	0.0
<b>LVCR</b>	VCR length sensitivity	μMeter/Volt	0.0
<b>MJ (EXA, EXJ, EXS, EXD)</b>	Bulk junction capacitance grading coefficient	None	0.5
<b>MJSW (EXP)</b>	Bulk junction sidewall capacitance grading coefficient	None	0.33
<b>N</b>	Emission coefficient	None	1.0
<b>NDS</b>	Reverse bias slope coefficient	None	1.0
<b>NEFF</b>	Total channel charge coefficient	None	1.0
<b>NGATE</b>	Polysilicon gate doping	1/cm <sup>3</sup>	Calculated
<b>NSS</b>	Surface state density	cm <sup>-2</sup>	0.0
<b>PB (PHA, PHS, PHD)</b>	Bulk junction potential	Volt	0.8
<b>PHP</b>	Bulk sidewall junction contact potential	Volt	PB
<b>TOX</b>	Gate oxide thickness	Meter	1e-7
<b>SCALM</b>	Model parameter scale factor (also an option for .OPTIONS statement)	None	1.0
<b>TNOM</b>	Nominal device temperature	°C	25
<b>TPG (TPS)</b>	Type of gate material 0 = Aluminum gate 1 = Polysilicon gate same as source-drain diffusion  -1 = Polysilicon gate opposite to source-drain diffusion	None	1
<b>TT</b>	Transit time	Second	0.0
<b>VCR</b>	Critical voltage	Volt	0.0
<b>UPDATE</b>	Update selector for parasitics model	None	0.0
<b>VMAX</b>	Maximum carrier drift velocity	Meter/Second	0.0

(VMX)			
<b>VNDS</b>	Reverse diode current transition point	Volt	-1.0
<b>WALPHA</b>	Alpha width sensitivity	$\mu\text{Meter}/\text{Volt}$	0.0
<b>WD</b>	Lateral diffusion into channel from bulk along width	Meter	0.0
<b>WMLT</b>	Width shrink factor	None	1.0
<b>WREF</b>	Channel width reference	Meter	0.0
<b>WVCR</b>	VCR width sensitivity	$\mu\text{Meter}/\text{Volt}$	0.0
<b>XJ</b>	Metallurgical junction depth	Meter	0.0
<b>XL (DL, LDEL)</b>	Length bias factor for mask and etch effects	Meter	0.0
<b>XLREF</b>	Channel length reference bias factor for mask and etch effects	Meter	0.0
<b>XW (DW, WDEL)</b>	Width bias factor for mask and etch effects	Meter	0.0
<b>XWREF</b>	Channel width reference bias factor for mask and etch effects	Meter	0.0

**Table 79: Level 2 MOSFET Drain and Source Resistance Model Parameters**

<b>Model Parameter</b>	<b>Description</b>	<b>Unit</b>	<b>Default</b>
<b>LRD</b>	Drain resistance length sensitivity	Ohm/Meter	0.0
<b>LRS</b>	Source resistance length sensitivity	Ohm/Meter	0.0
<b>PRD</b>	Drain resistance area sensitivity	Ohm/Meter <sup>2</sup>	0.0
<b>PRS</b>	Source resistance area sensitivity	Ohm/Meter <sup>2</sup>	0.0
<b>RD</b>	Drain ohmic resistance	Ohm	0.0
<b>RDC</b>	Drain contact resistance	Ohm	0.0
<b>RS</b>	Source ohmic resistance	Ohm	0.0
<b>RSC</b>	Additional source resistance due to contact resistance	Ohm	0.0
<b>RSH (RL)</b>	Sheet resistance	Ohm/square	0.0
<b>WRD</b>	Drain resistance width sensitivity	Ohm/Meter	0.0
<b>WRS</b>	Source resistance width sensitivity	Ohm/Meter	0.0

**Table 80: Level 2 MOSFET Threshold Voltage Model Parameters**

Model Parameter	Description	Unit	Default
<b>DELTA</b>	Narrow width factor for adjusting threshold	None	0.0
<b>GAMMA</b>	Body effect factor	Volt <sup>1/2</sup>	Calculated
<b>NFS (DFS, NF, DNF)</b>	Fast surface state density	1/cm <sup>2</sup> -Volt	0.0
<b>NSUB (DNB, NB)</b>	Bulk surface doping	cm <sup>-3</sup>	1.0e15
<b>PHI</b>	Surface inversion potential	Volt	Calculated
<b>VTO (VT0)</b>	Threshold voltage at zero bias	Volt	Calculated

**Table 81: Level 2 MOSFET Noise Model Parameters**

Model Parameter	Description	Unit	Default
<b>AF</b>	Flicker noise exponent	None	1.0
<b>GDSNOI</b>	Channel thermal noise coefficient	None	1.0
<b>KF</b>	Flicker noise coefficient	None	0.0
<b>NLEV</b>	Noise equation selector	None	2.0

**Table 82: Level 2 MOSFET Gate Overlap Capacitance Model Parameters**

Model Parameter	Description	Unit	Default
<b>CGBO (CGB)</b>	Gate-bulk overlap capacitance per meter channel length	Farad/Meter	0.0
<b>CGDO (CGD, C2)</b>	Gate-drain overlap capacitance per meter channel width	Farad/Meter	Calculated
<b>CGSO (CGS, C1)</b>	Gate-source overlap capacitance per meter channel width	Farad/Meter	Calculated
<b>METO</b>	Fringing field factor for gate-to-source and gate-to-drain overlap capacitance calculation	Meter	0.0

**Table 83: Level 2 MOSFET Mobility Model Parameters**

Model Parameter	Description	Unit	Default
-----------------	-------------	------	---------

<b>MOB</b>	Mobility equation selector  0 = Level 2 model and equations, using vde instead of vds  3 = Temperature-dependent  6 = UEXP-dependent (Level 8)  7 = NSUB-dependent	None	0
<b>THETA</b>	Mobility modulation for MOB=7	Volt <sup>-1</sup>	0.0
<b>UCRIT</b>	Critical field for mobility degradation. The limit at which the surface mobility UO begins to decrease.	Volt/cm	1.0e+4
<b>UEXP (F2)</b>	Critical field exponent for surface mobility degradation empirical formula	None	0.0
<b>UO (UB, UBO)</b>	Low-field bulk mobility	Centimeter <sup>2</sup> /Volt-Second	If KP is entered, UO is calculated from KP  Else, NMOS = 600e-4 PMOS = 250e-4
<b>UTRA</b>	Transverse field coefficient  Nonzero values for UTRA can result in negative resistance regions at the onset of saturation.	None	0.0

Table 84: Level 2 MOSFET Temperature Effect Model Parameters

Model Parameter	Description	Unit	Default
<b>BEX</b>	Low field mobility (UO) temperature exponent	None	-1.5
<b>CTA</b>	Junction capacitance (CJ) temperature coefficient	°K <sup>-1</sup>	0.0
<b>CTP</b>	Junction sidewall capacitance (CJSW) temperature coefficient	°K <sup>-1</sup>	0.0
<b>EG</b>	Energy gap for pn junction diodes	electron-Volt	Calculated
<b>GAP1</b>	1st bandgap correction factor	electron-Volt/°K	7.02e-4


<b>GAP2</b>	2nd bandgap correction factor	°K	1108
<b>LAMEX</b>	LAMBDA temperature coefficient	°K <sup>-1</sup>	0.0
<b>PTA</b>	Junction potential (PB) temperature coefficient (TLEVC = 1 or 2)	Volt/°K	0.0
<b>PTC</b>	Fermi potential (PHI) temperature coefficient (TLEVC = 1 or 2)	Volt/°K	0.0
<b>PTP</b>	Junction potential (PHP) temperature coefficient (TLEVC = 1 or 2)	Volt/°K	0.0
<b>TCV</b>	Threshold voltage (VTH) temperature coefficient	Volt/°K	0.0
<b>TLEV</b>	Temperature equation selector  0 = SPICE-style 1 = ASPEC style	None	0
<b>TLEVC</b>	Temperature equation selector for junction capacitances and potentials  0 = SPICE-style 1 = ASPEC style	None	0
<b>TRD</b>	Temperature coefficient for drain resistor (RD)	°K <sup>-1</sup>	0.0
<b>TRS</b>	Temperature coefficient for source resistor (RS)	°K <sup>-1</sup>	0.0
<b>XTI</b>	Saturation current temperature exponent	None	0.0

### SPICE 2G Grove-Frohman MOSFET Model Netlist Example

```
.MODEL nmos2 NMOS LEVEL=2
+ VTO=0.78 TOX=400E-10 NSUB=8.0E15 XJ=-0.15E-6
+ LD=0.20E-6 UO=650 UCRIT=0.62E5 UEXP=0.125 VMAX=5.1E4 NEFF=4.0
+ DELTA=1.4 RSH=37 CGSO=2.95E-10 CGDO=2.95E-10 CJ=195E-6
+ CJSW=5E-10 MJ=0.76 MJSW=0.30 PB=0.80
```

### MOSFET Instance, SPICE 2G Empirical Model (Level 3)





### SPICE 2G Empirical MOSFET Instance Netlist Syntax

The syntax for a Level 3 IDS Empirical MOSFET instance is:

```
Mxxxx nd ng ns [nb] modelname [[L=length] [[W=width]
[AD=val] [AS=val] [PD=val] [PS=val]
[NRD=val] [NRS=val] [DTEMP=val]
[M=val] [TEMP=val] [SCALE=val] [ASPEC=val]
```

*nd* is the drain node, *ng* is the gate node, *ns* is the source node, and *nb* is the bulk or substrate node of the MOSFET. *modelname* is the name of a Level 3 MOSFET model defined in a .MODEL statement elsewhere in the netlist.

When the option **WL** is in effect (on the .OPTION statement), the syntax becomes:

```
Mxxxx nd ng ns [nb] modelname [width] [length]
[AD=val] [AS=val] [PD=val] [PS=val]
[NRD=val] [NRS=val] [DTEMP=val]
[M=val] [TEMP=val] [SCALE=val] [ASPEC=val]
```

**Table 85: Level 3 MOSFET Instance Parameters**

Instance Parameter	Description	Unit	Default
<b>AD</b>	Drain diffusion area	Meter <sup>2</sup>	0.0
<b>AS</b>	Source diffusion area	Meter <sup>2</sup>	0.0
<b>ASPEC</b>	ASPEC option	None	0.0
<b>DTEMP</b>	Difference between MOSFET and circuit	°C	0.0

	temperatures		
<b>L</b>	Channel length	Meter	1.0e-4
<b>M</b>	Multiplier to simulate multiple transistors in parallel	None	1.0
<b>NRD</b>	Number of squares of drain diffusion	Square	0.0
<b>NRS</b>	Number of squares of source diffusion	Square	0.0
<b>PD</b>	Drain diffusion periphery	Meter	0.0
<b>PS</b>	Source diffusion periphery	Meter	0.0
<b>SCALE</b>	Scale factor for instance parameters	None	1.0
<b>TEMP</b>	Device temperature	°C	Calculated
<b>W</b>	Channel width	Meter	1.0e-4

### SPICE 2G Empirical MOSFET Instance Netlist Example

```
M1 10 11 12 mosfet1
M12 G3 VDD 0 0 mosfet2 M=2 L=1.5e-4 W=2e-4
```

### SPICE 2G Empirical MOSFET Model, Level 3

The netlist syntax for a Level 3 MOSFET model is:

```
.MODEL modelname NMOS LEVEL=3 [ ( ) [ parameter=val ] ... ( ) ]
```

or

```
.MODEL modelname PMOS LEVEL=3 [ ( ) [ parameter=val ] ... ( ) ]
```

*modelname* is the name used by MOSFET instances to refer to this .MODEL statement. The **LEVEL=3** entry selects the IDS empirical MOSFET model.

**Table 86: Level 3 MOSFET Basic Model Parameters**

Model Parameter	Description	Unit	Default
<b>LEVEL</b>	3 is required to select the Empirical MOSFET model	None	1 (default if LEVEL parameter is omitted)
<b>ACM</b>	Area calculation method selector 0 = SPICE model, parameters depend on element areas	None	0

	1 = ASPEC model, parameters depend on element width 2 = HSPICE model (combines ACM 0 and 1, extensions for lightly-doped drain technology) 3 = HSPICE method, ACM 2 plus shared sources and drains and gate-edge source/drain peripheral capacitances		
<b>ALPHA</b>	Impact ionization current coefficient	None	0.0
<b>CAPOP</b>	Capacitance model selector	None	2
<b>COX (CO)</b>	Oxide capacitance per unit of gate area	Farad/Meter <sup>2</sup>	Calculated
<b>IIRAT</b>	Portion of impact ionization current that goes to source	None	0.0
<b>LALPHA</b>	Alpha length sensitivity	$\mu\text{Meter}/\text{Volt}$	0.0
<b>LVCR</b>	VCR length sensitivity	$\mu\text{Meter}/\text{Volt}$	0.0
<b>KAPPA</b>	Saturation field factor	$\text{Volt}^{-1}$	0.2
<b>KP (BETA, BET)</b>	Intrinsic transconductance parameter	$\text{Amp}/\text{Volt}^2$	Calculated
<b>N</b>	Emission coefficient	None	1.0
<b>NDS</b>	Reverse bias slope coefficient	None	1.0
<b>SCALM</b>	Model parameter scale factor (also an option for .OPTIONS statement)	None	1.0
<b>TNOM</b>	Nominal device temperature	$^{\circ}\text{C}$	25
<b>TPG (TPS)</b>	Type of gate material 0 = Aluminum gate 1 = Polysilicon gate same as source-drain diffusion -1 = Polysilicon gate opposite to source-drain diffusion	None	1
<b>TT</b>	Transit time	Second	0.0
<b>UPDATE</b>	Update selector for parasitics model	None	0.0
<b>VCR</b>	Critical voltage	Volt	0.0
<b>VNDS</b>	Reverse diode current transition point	Volt	-1.0
<b>WALPHA</b>	Alpha width sensitivity	$\mu\text{Meter}/\text{Volt}$	0.0
<b>WVCR</b>	VCR width sensitivity	$\mu\text{Meter}/\text{Volt}$	0.0

**Table 87: Level 3 MOSFET DC Model Parameters**

Model Parameter	Description	Unit	Default
<b>IS</b>	Bulk junction saturation current	Amp	1.0e-14
<b>JS</b>	Bulk junction saturation current density	Amp/Meter <sup>2</sup>	0.0
<b>JSW</b>	Sidewall bulk junction saturation current	Amp/Meter	0.5

**Table 88: Level 3 MOSFET Capacitance Model Parameters**

Model Parameter	Description	Unit	Default
<b>CBD</b>	Zero-bias bulk-drain junction capacitance	Farad	0.0
<b>CBS</b>	Zero-bias bulk-source junction capacitance	Farad	0.0
<b>CJ (CJB, CSB, CJA)</b>	Zero-bias bulk junction bottom capacitance	Farad/Meter <sup>2</sup>	Calculated
<b>CJGATE</b>	Zero-bias gate-edge sidewall bulk junction capacitance (ACM = 3)	Farad/Meter	CJSW
<b>CJSW (CJP)</b>	Zero-bias bulk junction sidewall capacitance	Farad/Meter	0.0
<b>FC</b>	Forward-bias depletion coefficient for capacitance	None	0.0
<b>MJ (EXA, EXJ, EXS, EXD)</b>	Bulk junction capacitance grading coefficient	None	0.5
<b>MJSW</b>	Bulk junction sidewall capacitance grading coefficient	None	0.33
<b>NSUB</b>	Substrate doping	cm <sup>-3</sup>	1.0e15
<b>PB (PHA, PHS, PHD)</b>	Bulk junction contact potential	Volt	0.8
<b>PHP</b>	Bulk sidewall junction contact potential	Volt	PB

**Table 89: Level 3 MOSFET Drain and Source Resistance Model Parameters**

Model Parameter	Description	Unit	Default
<b>LRD</b>	Drain resistance length sensitivity	Ohm/Meter	0.0
<b>LRS</b>	Source resistance length sensitivity	Ohm/Meter	0.0
<b>PRD</b>	Drain resistance area sensitivity	Ohm/Meter <sup>2</sup>	0.0

<b>PRS</b>	Source resistance area sensitivity	Ohm/Meter <sup>2</sup>	0.0
<b>RD</b>	Drain ohmic resistance	Ohm	0.0
<b>RDC</b>	Additional drain resistance due to contact resistance	Ohm	0.0
<b>RS</b>	Source ohmic resistance	Ohm	0.0
<b>RSC</b>	Additional source resistance due to contact resistance	Ohm	0.0
<b>RSH (RL)</b>	Drain and source diffusion sheet resistance	Ohm/Square	0.0
<b>WRD</b>	Drain resistance width sensitivity	Ohm/Meter	0.0
<b>WRS</b>	Source resistance width sensitivity	Ohm/Meter	0.0

**Table 90: Level 3 MOSFET MOS Geometry Model Parameters**

<b>Model Parameter</b>	<b>Description</b>	<b>Unit</b>	<b>Default</b>
<b>DEL</b>	Channel length reduction	Meter	0.0
<b>GEO</b>	Layout geometry 0 = Drain and source not shared 1 = Drain shared 2 = Source shared 3 = Drain and source shared	None	0
<b>HDIF</b>	Length of heavily-doped diffusion region, from contact to lightly-doped region (ACM = 2 or 3)	Meter	0.0
<b>LD (DLAT, LATD)</b>	Lateral diffusion into channel from source and drain	Meter	If neither LD nor XJ specified: LD = 0.0  If XJ specified but LD not specified: LD = 0.75 × XJ
<b>LDIF</b>	Length of lightly-doped diffusion adjacent to gate (ACM = 1 or 2)	Meter	0.0
<b>LDAC</b>	Lateral diffusion for AC analysis	Meter	None
<b>LMLT</b>	Length shrink factor	None	1.0
<b>LREF</b>	Channel length reference	Meter	0.0

<b>TOX</b>	Oxide thickness	Meter	1.0e-7
<b>WD</b>	Lateral diffusion into channel from bulk along width	Meter	0.0
<b>WDAC</b>	Lateral diffusion for AC analysis	Meter	None
<b>WMLT</b>	Diffusion layer and width reduction factor	None	1.0
<b>WREF</b>	Channel width reference	Meter	0.0
<b>XJ</b>	Metallurgical junction depth	Meter	0.0
<b>XL (DL, LDEL)</b>	Length bias factor for mask and etch effects	Meter	0.0
<b>XLREF</b>	Channel length reference bias factor for mask and etch effects	Meter	0.0
<b>XW (DW, WDEL)</b>	Width bias factor for mask and etch effects	Meter	0.0
<b>XWREF</b>	Channel width reference bias factor for mask and etch effects	Meter	0.0

Table 91: Level 3 MOSFET Gate Overlap Capacitance Model Parameters

Model Parameter	Description	Unit	Default
<b>CGBO (CGB)</b>	Gate-bulk overlap capacitance per meter channel length	Farad/Meter	0.0
<b>CGDO (CGD, C2)</b>	Gate-drain overlap capacitance per meter channel width	Farad/Meter	Calculated
<b>CGSO (CGS, C1)</b>	Gate-source overlap capacitance per meter channel width	Farad/Meter	Calculated
<b>METO</b>	Fringing field factor for gate-to-source and gate-to-drain overlap capacitance calculation	Meter	0.0

Table 92: Level 3 MOSFET Threshold Voltage Model Parameters

Model Parameter	Description	Unit	Default
<b>DELTA</b>	Narrow width effect on threshold voltage	None	0.0
<b>DELVTO</b>	Threshold voltage shift at zero bias	Volt	0.0
<b>ETA</b>	Vds dependence of threshold	None	0.0

	voltage		
<b>GAMMA</b>	Bulk threshold parameter	Volt <sup>1/2</sup>	Calculated
<b>N0</b>	Gate subthreshold factor	None	0.0
<b>ND</b>	Drain subthreshold factor	Volt <sup>-1</sup>	0.0
<b>NFS</b>	Fast surface state density	cm <sup>-2</sup>	0.0
<b>NGATE</b>	Polysilicon gate doping	1/cm <sup>3</sup>	No default. If NGATE ≤ 0.0, it is set to 1.0e+18
<b>NSS</b>	Surface state density	cm <sup>-2</sup>	0.0
<b>PHI</b>	Surface potential at strong inversion	Volt	Calculated
<b>VTO (VT0)</b>	Zero-bias threshold voltage	Volt	Calculated
<b>WIC</b>	Subthreshold model selector	Integer	0

**Table 93: Level 3 MOSFET Mobility Model Parameters**

Model Parameter	Description	Unit	Default
<b>THETA</b>	Mobility modulation	None	0.0
<b>UO</b>	Surface mobility	cm <sup>2</sup> /Volt-Second	If KP is entered, UO is calculated from KP  Else, NMOS = 600e-4 PMOS = 250e-4
<b>VMAX (VMX)</b>	Maximum carrier drift velocity	Meter/Second	0.0 (infinite)

**Table 94: Level 3 MOSFET Noise Model Parameters**

Model Parameter	Description	Unit	Default
<b>AF</b>	Flicker noise exponent	None	1.0
<b>GDSNOI</b>	Channel thermal noise coefficient (for NLEV = 3)	None	1.0
<b>KF</b>	Flicker noise coefficient	None	0.0
<b>NLEV</b>	Noise equation selector	None	2

**Table 95: Level 3 MOSFET Temperature Effect Model Parameters**

Model Parameter	Description	Unit	Default
<b>BEX</b>	Low field mobility (UO) temperature exponent	None	-1.5
<b>CTA</b>	Junction capacitance (CJ) temperature coefficient	$^{\circ}\text{K}^{-1}$	0.0
<b>CTP</b>	Junction sidewall capacitance (CJSW) temperature coefficient	$^{\circ}\text{K}^{-1}$	0.0
<b>EG</b>	Energy gap for pn junction diodes	electron-Volt	Calculated
<b>GAP1</b>	1st bandgap correction factor	electron-Volt/ $^{\circ}\text{K}$	7.02e-4
<b>GAP2</b>	2nd bandgap correction factor	$^{\circ}\text{K}$	1108
<b>PTA</b>	Junction potential (PB) temperature coefficient (TLEVC = 1 or 2)	Volt/ $^{\circ}\text{K}$	0.0
<b>PTC</b>	Fermi potential (PHI) temperature coefficient (TLEVC = 1 or 2)	Volt/ $^{\circ}\text{K}$	0.0
<b>PTP</b>	Junction potential (PHP) temperature coefficient (TLEVC = 1 or 2)	Volt/ $^{\circ}\text{K}$	0.0
<b>TCV</b>	Threshold voltage (VTH) temperature coefficient	Volt/ $^{\circ}\text{K}$	0.0
<b>TLEV</b>	Temperature equation selector 0 = SPICE-style 1 = ASPEC style	None	0
<b>TLEVC</b>	Temperature equation selector for junction capacitances and potentials 0 = SPICE-style 1 = ASPEC style	None	0
<b>TRD</b>	Temperature coefficient for drain resistor (RD)	$^{\circ}\text{K}^{-1}$	0.0
<b>TRS</b>	Temperature coefficient for source resistor (RS)	$^{\circ}\text{K}^{-1}$	0.0
<b>XTI</b>	Saturation current temperature exponent	None	0.0

**SPICE 2G Empirical MOSFET Model Netlist Example**

```
.MODEL nmos3 NMOS LEVEL=3
+ CGBO=4.0E-10 CGDO=3.0E-10 CGSO=3.0E-10 CJ=5.6E-4 CJSW=5.0E-11
+ DELTA=0.7 ETA=3.7E-2 GAMMA=0.6 KAPPA=2.9E-2 KP=2.0E-4
```




```

+ LD=5.0E-8 MJ=0.56 MJSW=0.52 NFS=6.0E+11 NSUB=1.4E+17
+ PB=1.0 PHI=0.7 RSH=2.0 THETA=0.27 TOX=1.0E-8 TPG=1.0
+ UO=550 XJ=0.2E-6 VMAX=2.0E+5 VTO=0.65

```

## MOSFET Instance, Advanced SPICE Level 2 Model (Level 8)



### Advanced SPICE Level 2 (HSPICE Level 8) Instance Netlist Syntax

The syntax for a Advanced SPICE Level 2 (HSPICE Level 8) MOSFET instance is:

```

Mxxxx nd ng ns [nb] modelname [[L=length] [[W=width]
[AD=val] [AS=val] [PD=val] [PS=val]
[NRD=val] [NRS=val] [VDSAT=val] [DTEMP=val]
[M=val] [TEMP=val] [ASPEC=val] [SCALE=val]

```

*nd* is the drain node, *ng* is the gate node, *ns* is the source node, and *nb* is the bulk or substrate node of the MOSFET. *modelname* is the name of a Level 8 MOSFET model defined in a .MODEL statement elsewhere in the netlist.

When the option **WL** is in effect (on the .OPTION statement), the syntax becomes:

```

Mxxxx nd ng ns [nb] modelname [width] [length]
[AD=val] [AS=val] [PD=val] [PS=val]
[NRD=val] [NRS=val] [VDSAT=val] [DTEMP=val]
[M=val] [TEMP=val] [ASPEC=val] [SCALE=val]

```

Table 96: Level 8 MOSFET Instance Parameters

Instance Parameter	Description	Unit	Default
<b>AD</b>	Drain diffusion area	Meter <sup>2</sup>	0.0
<b>AS</b>	Source diffusion area	Meter <sup>2</sup>	0.0
<b>ASPEC</b>	ASPEC option	None	0.0
<b>DTEMP</b>	Difference between MOSFET and circuit temperatures	°C	0.0
<b>L</b>	MOSFET channel length	Meter	1.0e-4
<b>M</b>	Multiplier: simulates parallel transistors	None	0.0
<b>NRD</b>	Number of squares of drain diffusion for resistance calculations	None	0.0
<b>NRS</b>	Number of squares of source diffusion for resistance calculations	None	1.0
<b>PD</b>	Drain diffusion periphery	Meter	0.0
<b>PS</b>	Source diffusion periphery	Meter	0.0
<b>SCALE</b>	Scale factor for instance parameters	None	1.0
<b>TEMP</b>	Device temperature	°C	Calculated
<b>VDSAT</b>	Saturation voltage	Volt	0.0
<b>W</b>	MOSFET channel width	Meter	1.0e-4

### Level 8 MOSFET Instance Netlist Examples

```
M1 10 11 12 mosfet1
```

```
M12 G3 VDD 0 0 mosfet2 M=2 DTEMP=30
```

```
Mtest 34 56 78 90 fetex
```

## Advanced IDS MOSFET Model, Level 8

The syntax for a Level 8 MOSFET model is:

```
.MODELmodelname NMOS LEVEL=8 [ ( [parameter=val] ... [ ] ) ]
```

or

```
.MODELmodelname PMOS LEVEL=8 [ ( [parameter=val] ... [ ] ) ]
```

*modelname* is the name used by MOSFET instances to refer to this .MODEL statement. The **LEVEL=8** entry selects the advanced IDS Grove-Frohman MOSFET model.

**Table 97: Level 8 MOSFET Basic Model Parameters**

Model Parameter	Description	Unit	Default
<b>LEVEL</b>	8 is required to select the advanced IDS MOSFET model	Integer	1 (default if LEVEL parameter is omitted)
<b>ACM</b>	Area calculation method selector  0 = SPICE model, parameters depend on element areas  1 = ASPEC model, parameters depend on element width  2 = HSPICE model (combines ACM 0 and 1, extensions for lightly-doped drain technology  3 = HSPICE method, ACM 2 plus shared sources and drains and gate-edge source/drain peripheral capacitances	None	0
<b>ALPHA</b>	Impact ionization current coefficient	None	0.0
<b>CAPOP</b>	Capacitance model selector	Integer	2
<b>COX (CO)</b>	Oxide capacitance per unit of gate area	Farad/Meter <sup>2</sup>	Calculated
<b>ECRIT (ESAT)</b>	Critical electric field for carrier velocity saturation. Zero represents an infinite value.  Grove: electrons 6e+4, holes 2.4e+4	Volt-cm <sup>-1</sup>	0.0
<b>IIRAT</b>	Portion of impact ionization current that goes to source	None	0.0
<b>KP (BET, BETA)</b>	Intrinsic transconductance parameter.	Amp/Volt <sup>2</sup>	Calculated
<b>LALPHA</b>	Alpha length sensitivity	μMeter/Volt	0.0
<b>LRD</b>	Drain resistance length sensitivity	Ohm/Meter	0.0
<b>LRS</b>	Source resistance length sensitivity	Ohm/Meter	0.0
<b>LVCR</b>	VCR length sensitivity	μMeter/Volt	0.0

<b>PRD</b>	Drain resistance area sensitivity	Ohm/Meter <sup>2</sup>	0.0
<b>PRS</b>	Source resistance area sensitivity	Ohm/Meter <sup>2</sup>	0.0
<b>RD</b>	Drain ohmic resistance	Ohm	0.0
<b>RDC</b>	Additional drain resistance due to contact resistance	Ohm	0.0
<b>RS</b>	Source ohmic resistance	Ohm	0.0
<b>RSC</b>	Additional source resistance due to contact resistance	Ohm	0.0
<b>RSH (RL)</b>	Drain and source diffusion sheet resistance	Ohm/Square	0.0
<b>SCALM</b>	Model parameter scale factor (also an option for .OPTIONS statement)	None	1.0
<b>SNVB</b>	Slope of doping concentration versus vsb	1e6/Volt-cm <sup>3</sup>	0.0
<b>TNOM</b>	Nominal device temperature	°C	25
<b>UPDATE</b>	Update selector for parasitics model	None	0.0
<b>VCR</b>	Critical voltage	Volt	0.0
<b>VMAX (VMX, VSAT)</b>	Maximum carrier drift velocity. Zero represents an infinite value.	Meter/second	0.0
<b>WALPHA</b>	Alpha width sensitivity	μMeter/Volt	0.0
<b>WRD</b>	Drain resistance width sensitivity	Ohm/Meter	0.0
<b>WRS</b>	Source resistance width sensitivity	Ohm/Meter	0.0
<b>WVCR</b>	VCR width sensitivity	μMeter/Volt	0.0

**Table 98: Level 8 MOSFET Threshold Voltage Model Parameters**

<b>Model Parameter</b>	<b>Description</b>	<b>Unit</b>	<b>Default</b>
<b>DELTA</b>	Narrow width factor for adjusting threshold	None	0.0
<b>DELVTO</b>	Threshold voltage shift at zero bias	Volt	0.0
<b>ETA</b>	Drain-induced barrier-lowering (DIBL) effect coefficient for threshold voltage	None	0.0
<b>GAMMA</b>	Body effect factor	Volt <sup>1/2</sup>	Calculated
<b>NFS (DFS, NF, DNF)</b>	Fast surface state density	cm <sup>-2</sup> × Volt <sup>-1</sup>	0.0

<b>NGATE</b>	Polysilicon gate doping	1/cm <sup>3</sup>	No default. If NGATE ≤ 0.0, it is set to 1.0e+18
<b>NSS</b>	Surface state density	cm <sup>-2</sup>	0.0
<b>TPG (TPS)</b>	Type of gate material 0 = Aluminum gate 1 = Polysilicon gate same as source-drain diffusion  -1 = Polysilicon gate opposite to source-drain diffusion	None	1
<b>VTO (VT)</b>	Zero-bias threshold voltage	Volt	Calculated

**Table 99: Level 8 MOSFET Mobility Model Parameters**

<b>Model Parameter</b>	<b>Description</b>	<b>Unit</b>	<b>Default</b>
<b>MOB</b>	Mobility equation selector  0 = Level 2 model and equations, using vde instead of vds  3 = Temperature-dependent  6 = UEXP-dependent (Level 8)  7 = NSUB-dependent	Integer	6
<b>THETA</b>	Mobility modulation for MOB=7	Volt <sup>-1</sup>	0.0
<b>UCRIT</b>	Critical field for mobility degradation (MOB = 6)	UEXP > 0: Volt/cm  UEXP ≤ 0: Volt <sup>-1</sup>	1.0e+4
<b>UEXP (F2)</b>	Critical field exponent for surface mobility degradation empirical formula	None	0.0
<b>UO (UB, UBO)</b>	Low-field bulk mobility	Centimeter <sup>2</sup> /Volt-Second	If KP is entered, UO is calculated from KP  Else, NMOS = 600e-4 PMOS = 250e-4

<b>UTRA</b>	Transverse field coefficient  Nonzero values for UTRA can result in negative resistance regions at the onset of saturation.	None	0.0
-------------	---	------	-----

**Table 100: Level 8 MOSFET Channel Length Modulation Model Parameters**

Model Parameter	Description	Unit	Default
<b>CLM</b>	Channel length modulation  6 = SPICE equations  7 = Intersil equations  8 = Modified Intersil equations	Integer	7
<b>A1</b>	CLM = 8: Channel length modulation exponent	None	0.2
<b>LAMBDA (LAM, LA)</b>	Channel length modulation coefficient	None	0.0
<b>LAM1</b>	Channel length modulation length correction	Meter <sup>-1</sup>	0.0

**Table 101: Level 8 MOSFET Gate Overlap Capacitance Model Parameters**

Model Parameter	Description	Unit	Default
<b>CGBO (CGB)</b>	Gate-bulk overlap capacitance per meter channel length	Farad/Meter	0.0
<b>CGDO (CGD, C2)</b>	Gate-drain overlap capacitance per meter channel width	Farad/Meter	Calculated
<b>CGSO (CGS, C1)</b>	Gate-source overlap capacitance per meter channel width	Farad/Meter	Calculated
<b>METO</b>	Fringing field factor for gate-to-source and gate-to-drain overlap capacitance calculation	Meter	0.0

**Table 102: Level 8 MOSFET MOS Geometry Model Parameters**

Model Parameter	Description	Unit	Default
<b>DEL</b>	Channel length reduction	Meter	0.0
<b>GEO</b>	Layout geometry	None	0

	0 = Drain and source not shared 1 = Drain shared 2 = Source shared 3 = Drain and source shared		
<b>HDIF</b>	Length of heavily-doped diffusion region, from contact to lightly-doped region (ACM = 2 or 3)	Meter	0.0
<b>LD (DLAT, LATD)</b>	Lateral diffusion into channel from source and drain	Meter	If neither LD nor XJ is specified: LD = 0.0  If XJ specified but LD not specified: LD = 0.75 × XJ
<b>LDIF</b>	Length of lightly-doped diffusion adjacent to gate (ACM = 1 or 2)	Meter	0.0
<b>LDAC</b>	Lateral diffusion for AC analysis	Meter	None
<b>LMLT</b>	Length shrink factor	None	1.0
<b>LREF</b>	Channel length reference	Meter	0.0
<b>TOX</b>	Oxide thickness	Meter	1.0e-7
<b>WD</b>	Lateral diffusion into channel from bulk along width	Meter	0.0
<b>WMLT</b>	Diffusion layer and width reduction factor	None	1.0
<b>WREF</b>	Channel width reference	Meter	0.0
<b>XJ</b>	Metallurgical junction depth	Meter	0.0
<b>XL (DL, LDEL)</b>	Length bias factor for mask and etch effects	Meter	0.0
<b>XLREF</b>	Channel length reference bias factor for mask and etch effects	Meter	0.0
<b>XW (DW, WDEL)</b>	Width bias factor for mask and etch effects	Meter	0.0
<b>XWREF</b>	Channel width reference bias factor for mask and etch effects	Meter	0.0

**Table 103: Level 8 MOSFET Noise Model Parameters**

Model Parameter	Description	Unit	Default
<b>AF</b>	Flicker noise exponent	None	1.0
<b>GDSNOI</b>	Channel thermal noise coefficient (for NLEV = 3)	None	1.0

<b>KF</b>	Flicker noise coefficient	None	0.0
<b>NLEV</b>	Noise equation selector	None	2

**Table 104: Level 8 MOSFET DC Model Parameters**

<b>Model Parameter</b>	<b>Description</b>	<b>Unit</b>	<b>Default</b>
<b>IS</b>	Bulk junction saturation current	Amp	1.0e-14
<b>JS</b>	Bulk junction saturation current density	Amp/Meter <sup>2</sup>	0.0
<b>JSW</b>	Sidewall bulk junction saturation current	Amp/Meter	0.0
<b>N</b>	Emission coefficient	None	1.0
<b>NDS</b>	Reverse bias slope coefficient	None	1.0
<b>VNDS</b>	Reverse diode current transition point	Volt	-1.0

**Table 105: Level 8 MOSFET Capacitance Model Parameters**

<b>Model Parameter</b>	<b>Description</b>	<b>Unit</b>	<b>Default</b>
<b>CBD</b>	Zero-bias bulk-drain junction capacitance	Farad	0.0
<b>CBS</b>	Zero-bias bulk-source junction capacitance	Farad	0.0
<b>CJ (CJB, CSB, CJA)</b>	Zero-bias bulk junction bottom capacitance	Farad/Meter <sup>2</sup>	Calculated
<b>CJGATE</b>	Zero-bias gate-edge sidewall bulk junction capacitance (ACM = 3)	Farad/Meter	CJSW
<b>CJSW (CJP)</b>	Zero-bias bulk junction sidewall capacitance	Farad/Meter	0.0
<b>FC</b>	Forward-bias depletion coefficient for capacitance	None	0.0
<b>MJ (EXA, EXJ, EXS, EXD)</b>	Bulk junction capacitance grading coefficient	None	0.5
<b>MJSW</b>	Bulk junction sidewall capacitance grading coefficient	None	0.33
<b>NSUB (DNB, NB)</b>	Substrate doping	1/cm <sup>3</sup>	1.0e+15
<b>PB (PHA, PHS, PHD)</b>	Bulk junction contact potential	Volt	0.8
<b>PHI</b>	Surface inversion potential	Volt	Calculated
<b>PHP</b>	Bulk sidewall junction contact potential	Volt	PB



TT	Transit time	Second	0.0
----	--------------	--------	-----

Table 106: Level 8 MOSFET Temperature Effect Model Parameters

Model Parameter	Description	Unit	Default
BEX	Low field mobility (UO) temperature exponent	None	-1.5
CTA	Junction capacitance (CJ) temperature coefficient	$^{\circ}\text{K}^{-1}$	0.0
CTP	Junction sidewall capacitance (CJSW) temperature coefficient	$^{\circ}\text{K}^{-1}$	0.0
EG	Energy gap for pn junction diodes	electron-Volt	Calculated
GAP1	1st bandgap correction factor	electron-Volt/ $^{\circ}\text{K}$	7.02e-4
GAP2	2nd bandgap correction factor	$^{\circ}\text{K}$	1108
LAMEX	LAMBDA temperature coefficient	$^{\circ}\text{K}^{-1}$	0.0
PTA	Junction potential (PB) temperature coefficient (TLEVC = 1 or 2)	Volt/ $^{\circ}\text{K}$	0.0
PTC	Fermi potential (PHI) temperature coefficient (TLEVC = 1 or 2)	Volt/ $^{\circ}\text{K}$	0.0
PTP	Junction potential (PHP) temperature coefficient (TLEVC = 1 or 2)	Volt/ $^{\circ}\text{K}$	0.0
TCV	Threshold voltage (VTH) temperature coefficient	Volt/ $^{\circ}\text{K}$	0.0
TLEV	Temperature equation selector 0 = SPICE-style 1 = ASPEC style	None	0
TLEVC	Temperature equation selector for junction capacitances and potentials 0 = SPICE-style 1 = ASPEC style	None	0
TRD	Temperature coefficient for drain resistor (RD)	$^{\circ}\text{K}^{-1}$	0.0
TRS	Temperature coefficient for source resistor (RS)	$^{\circ}\text{K}^{-1}$	0.0
XTI	Saturation current temperature exponent	None	0.0

## Advanced Level 2 Model Netlist Example

## Nexxim Components Help

---

```
.model MODnmos8511 nmos level=8 tnom=27 a0=0.7047165 a1=0 a2=1
+ af=0.97
+ ags=0.6217114 alpha0=3.407059e-07 alpha1=1.1897968
+ at=-123332 b0=0.0004671489
+ b1=0.0005506269 beta0=14.9176967 capmod=2 cdsc=-0.0006524708
+ cdsbc=2.445784e-05 cf=0 cgbo=0 cgdl=0 cgdo=0 cgsl=0 cgso=0
+ cit=-0.001911036
+ cj=0.002035 cjswg=4.584e-11 cjsw=4.23e-10 ckappa=0.6
+ clc=1e-07 cle=0.6
+ delta=0.00702037 dlc=2.62154504166667e-09 drout=0.009089753
+ dsub=2.4414572
+ dvt0=0.5983559 dvt0w=0 dvt1=0.0444708 dvt1w=5300000
+ dvt2=0.1445384
+ dvt2w=-0.032 dwb=-3.726423e-08 dwc=-1.6119005773e-06
+ dwg=-1.480819e-08 ef=1
+ elm=5 eta0=20 etab=-48.3355303 hdif=3.3e-07 js=1.33e-07
+ k1=0.5356169
+ k2=-0.0268863 k3=-22.7398585 k3b=-10.1702254 keta=-0.0131408
+ kf=2.7e-27
+ kt1=-0.3241618 kt1l=-2.027033e-09 kt2=-0.0717199
+ la0=-0.4454584
+ lags=0.5587801 ldif=0 lint=2.62154504166417e-09
+ lk1=-0.0442092 lk2=0.0160318
+ llm=1 lmin=2.4e-07 lpdibl2=0.00344163 lpscbel=6.048571e-06
+ luc=-0.0507473
+ lvoff=-0.016263 lwn=1 mj=0.5118 mjsw=0.4916 mobmod=3 n=1
+ nch=2.68413e+17
```

---

```
+ nfactor=2.786641 nlx=7.630352e-07 noimod=1 nqsmod=0
+ pa0=-5.7084744
+ pags=16.5085896 pb=0.9966 pbsw=0.9966 pclm=1.4696409
+ pdiblc1=0.001387071
+ pdiblc2=0.004761822 pdiblc3=-0.0236973 pdwg=-4.6926e-07
+ pk1=0.11649996
+ pk2=-0.142513512 prt=-32.4592531 prwb=-0.3947007
+ prwg=0.1120965
+ pscbe1=10000000000 pscbe2=1e-09 pu0=-0.0046465272
+ pua=2.31453768e-09
+ pua1=-3.89208e-10 pub=4.8e-19 pub1=1.061016e-17 puc=0
+ pvag=0.3332895
+ pvth0=-0.156971064 rd=0 rdsw=362.8942358 rs=0 rsh=0
+ tox=5.5e-09 u0=0.0283165
+ ua=-1.228226e-09 ua1=1.18763e-09 ub=2.205781e-18
+ ub1=-1.52409e-18
+ uc=0.1636595 uc1=0.3106885 ute=-1.5522555 voff=-0.1171691
+ vsat=98816.62
+ vth0=4.762307 w0=2.5e-06 wint=-1.61190057730003e-06
+ wkt2=0 wln=1 wmin=5.8e-07
+ wr=1 wu0=-0.23228496 wua1=-1.59852e-08 wub1=1.9266792e-17
+ wuc=0.7466712
+ wuc1=0 wwn=1 xj=1.5e-07 xpart=0.4
```



## 23 - MOSFET Levels 49 through 54

This topic describes the following MOSFETs:

"MOSFET Instance, BSIM3v3 Models (Level 49 or 53)" below

"BSIM3v3 MOSFET Model, LEVEL=49 and 53 " on page 23-6

"MOSFET Instance, Philips MOS903 Geometrical Model (Level 50)" on page 23-53

"Philips MOS9 Geometrical MOSFET Model (Level 50)" on page 23-54

"MOSFET Instance, BSIM4 Model (Level 54)" on page 23-62

"BSIM4 MOSFET Model, Level 54" on page 23-66


For additional MOSFETs, see

"MOSFET Levels 1 through 27" on page 22-1

"MOSFET Levels 55 through 66" on page 24-1

"MOSFET Levels 69 through 99" on page 25-1

### MOSFET Instance, BSIM3v3 Models (Level 49 or 53)



The syntax for an Enhanced BSIM3v3 (HSPICE™ Level 49) or Berkeley standard BSIM3v3 (HSPICE™ Level 53) MOSFET instance is:

```
Mxxxx nd ng ns [nb] modelname [[L=length] [W=width]
[AD=val] [AS=val] [PD=val] [PS=val] [NRD=val] [NRS=val]
[MULU0=val] [MULUA=val] [MULUB=val]
[M=val] [DELVTO=val] [DTEMP=val] [SCALE=val]
```

*nd* is the drain node, *ng* is the gate node, *ns* is the source node, and *nb* is the bulk or substrate node of the MOSFET. *modelname* is the name of a Level 49 or 53 MOSFET model defined in a .MODEL statement elsewhere in the netlist.

When the option **WL** is in effect (on the .OPTION statement), the syntax becomes:

```
Mxxxx nd ng ns [nb] modelname [width] [length]
[AD=val] [AS=val] [PD=val] [PS=val] [NRD=val] [NRS=val]
[MULU0=val] [MULUA=val] [MULUB=val]
[M=val] [DELVTO=val] [DTEMP=val] [SCALE=val]
```

**Table 42: Level 49/53 MOSFET Instance Parameters**

Instance Parameter	Description	Unit	Default
<b>AD</b>	Drain area	Meter <sup>2</sup>	0.0
<b>AS</b>	Source area	Meter <sup>2</sup>	0.0
<b>DELVTO</b>	Shift in zero-bias threshold voltage vth0. Value must be a real scalar	Volt	0.0
<b>DTEMP</b>	Temperature difference between circuit and device	°C	0.0
<b>L</b>	Physical gate length	Meter	10.0e-6
<b>M</b>	Multiplier to simulate transistors in parallel	None	1.0
<b>MULU0</b>	Low-field mobility multiplier	None	1.0
<b>MULUA</b>	First-order mobility multiplier	None	1.0
<b>MULUB</b>	Second-order mobility multiplier	None	1.0
<b>NRD</b>	Relative resistivity of drain	Square	0.0
<b>NRS</b>	Relative resistivity of source	Square	0.0
<b>PD</b>	Drain perimeter	Meter	0.0
<b>PS</b>	Source perimeter	Meter	0.0
<b>SA</b>	Distance between OD edge to poly from one side	Meter	0.0
<b>SB</b>	Distance between OD edge to poly on the other side	Meter	0.0

<b>SCALE</b>	Scale factor for instance parameters	None	1.0 (or global SCALE option)
<b>W</b>	Physical gate width	Meter	100.0e-6

### BSIM3v3 MOSFET Instance Netlist Example

```
M1 10 11 12 mosfet1
```

```
M12 G3 VDD 0 0 mosfet2 M=2
```

```
Mtest 34 56 78 90 fetex
```

### BSIM3v3 Output Quantities

The BSIM3v3 instance can output the quantities listed in the following table. The output quantities are the values of model parameters and the values of variables that are calculated internally to the model.

In the **Schematic Editor**, you request Nexxim to create these outputs with the Output Quantities selection on the Solution Setup windows.

In a netlist, you request Nexxim to create these outputs with the following statement:

```
.PRINT O(instance_name)
```

Where *instance\_name* identifies the device instance in the netlist, shown as **Mxxxx** in the netlist syntax.

**Table 43: BSIM3v3 Output Quantities**

Output Code	Parameter or Variable	Description	Unit
LV1	L	Effective length	Meter
LV2	W	Effective width	Meter
LV3	AD	Effective drain area	Meter <sup>2</sup>
LV4	AS	Effective source area	Meter <sup>2</sup>
LV9	VTH	Threshold voltage	Volt
LV10	VDSAT	Saturation voltage	Volt
LV11	PD	Drain diode perimeter	Meter
LV12	PS	Source diode perimeter	Meter
LV13	RDS	Drain resistance	Square

Output Code	Parameter or Variable	Description	Unit
LV14	RSS	Source resistance	Square
LV15	XQC	Charge-sharing coefficient	None
LV16	GDEFF	Effective drain conductance for RGEOMOD!=0	Mho
LV17	GSEFF	Effective source conductance for RGEOMOD!=0	Mho
LV18	CDSAT	Drain-bulk saturation current at -1V	Amp
LV19	CSSAT	Drain-source saturation current at -1V	Amp
LV20	VDBEFF	Effective drain-bulk voltage	Volt
LV21	BETAEFF	BETA effective	Volt
LV22	GAMMAEFF	GAMMA effective	Volt <sup>0.5</sup>
LV24	UBEFF	UB effective	(Meter/Volt) 0.5
LV26	VFBEFF	VFB effective	Volt
LX1	VBS	Bulk-source voltage	Volt
LX2	VGS	Gate-source voltage	Volt
LX3	VDS	Drain-source voltage	Volt
LX4	CDO	DC drain current	Amp
LX5	CBSO	DC source-bulk diode current	Amp
LX6	CBDO	DC drain-bulk diode current	Amp
LX7	GMO	DC gate transconductance	Mho
LX8	GDSO	DC drain-source transconductance	Mho
LX9	GMBSO	DC substrate transconductance	Mho
LX10	GBDO	Conductance of the drain diode	Mho
LX11	GBSO	Conductance of the source diode	Mho
LX12	QB	Total bulk charge	Coulomb
LX13	CQB	Total bulk charge current	Amp
LX14	QG	Total gate charge	Coulomb
LX15	CQG	Total gate charge current	Amp
LX16	QD	Total drain charge	Coulomb
LX17	CQD	Total drain charge current	Amp



Output Code	Parameter or Variable	Description	Unit
LX18	CGGBO	Intrinsic gate capacitance (CGS + CGD + CGB)	Farad
LX19	CGDBO	Intrinsic gate-to-drain capacitance (-dqg_dvd)	Farad
LX20	CGSBO	Intrinsic gate-to-source capacitance (-dqg_dvs)	Farad
LX21	CBGBO	Intrinsic bulk-to-gate capacitance (-dqb_dvg)	Farad
LX22	CBDBO	Intrinsic bulk-to-drain capacitance (-dqb_dvd)	Farad
LX23	CBSBO	Intrinsic bulk-to-source capacitance (-dqb_dvs)	Farad
LX24	QBD	Drain-bulk charge	Coulomb
LX26	QBS	Source-bulk charge	Coulomb
LX28	CAP_BS	Bias-dependent bulk-source capacitance	Farad
LX29	CAP_BD	Bias-dependent bulk-drain capacitance	Farad
LX32	CDGBO	Intrinsic gate-to-drain capacitance (-dqd_dvg)	Farad
LX33	CDDBO	Intrinsic drain capacitance (-dqd_dvd)	Farad
LX34	CDSBO	Intrinsic drain-to-source capacitance (-dqd_dvs)	Farad
LX55	QSRCO	Total charge (QG + QB + QD)	Coulomb
LX97	QGI	Intrinsic gate charge	Coulomb
LX98	QSI	Intrinsic source charge	Coulomb
LX99	QDI	Intrinsic drain charge	Coulomb
LX100	QBI	Intrinsic bulk charge	Coulomb
LX101	CDDBI	Intrinsic drain capacitance	Farad
LX102	CBDBI	Intrinsic bulk-to-drain capacitance	Farad
LX103	CBSBI	Intrinsic bulk-to-source capacitance	Farad

## BSIM3v3 MOSFET Model, LEVEL=49 and 53

The syntax for a LEVEL 49 or 53 Berkeley Short-channel IGFET MOSFET (BSIM3v3) model is:

```
.MODEL modelname NMOS LEVEL=val [parameter=val] ...
```

or

```
.MODEL modelname PMOS LEVEL=val [parameter=val] ...
```

*modelname* is the name used by MOSFET instances to refer to this .MODEL statement.

**LEVEL=49** selects the HSPICE™-enhanced BSIM3 model. **LEVEL=53** selects the Berkeley standard BSIM3v3.

**Table 44: Level 49 or 53 MOSFET Flag/Selector Model Parameters**

Model Parameter	Description	Unit	Default
<b>LEVEL</b>	49 selects the HSPICE-enhanced BSIM3v3 MOSFET model  53 selects the original Berkeley BSIM3v3 MOSFET model	None	1 (default if LEVEL parameter is omitted)
<b>VERSION</b>	BSIM3 version selector	None	3.24
<b>ACM</b>	Area calculation method	None	Level 49: 0 Level 53: 10
<b>CALCACM</b>	ACM calculation flag	None	0
<b>CAPMOD</b>	Capacitance model selector (0, 1, 2, 3)  For CAPMOD=0, level 49 and level 53 use different charge models	None	3
<b>GDSNOI</b>	Channel thermal Noise coefficient	None	1.0
<b>MOBMOD</b>	Mobility model selector	None	1
<b>NLEV</b>	Noise level selector	None	99
<b>NOIMOD</b>	Berkeley noise combination model selector  1=SPICE2 flicker, SPICE2 channel  2=BSIM flicker, BSIM channel  3=BSIM flicker, SPICE2 channel  4=SPICE2 flicker, BSIM channel	None	1

<b>NQSMOD</b>	Flag for NQS model	None	0
<b>TLEV</b>	Temperature model level selector	None	0
<b>TLEVC</b>	Temperature model level selector	None	0
<b>UPDATE</b>	Parasitics calculation flag	None	0
<b>VFBFLAG</b>	Flag for dependence of $V_{FB}$ on $V_{TM0}$	None	0

**Table 45: Level 49 or 53 MOSFET Basic Model Parameters**

<b>Model Parameter</b>	<b>Description</b>	<b>Unit</b>	<b>Default</b>
<b>A0</b>	Bulk charge effect coefficient for channel length	None	1.0
<b>A1</b>	1st nonsaturation effect parameter	Volt <sup>-1</sup>	0.0
<b>A2</b>	2nd nonsaturation effect parameter	None	1.0
<b>ACDE</b>	Exponential coefficient for charge thickness in the accumulation and depletion regions (CAPMOD = 3)	Meter/Volt	1.0
<b>AGS</b>	Gate bias coefficient of ABULK	Volt <sup>-1</sup>	0.0
<b>ALPHA0</b>	1st parameter of impact ionization current	Meter/Volt	0.0
<b>ALPHA1</b>	Substrate current parameter	Volt <sup>-1</sup>	0.0
<b>B0</b>	Bulk charge coefficient for channel width	Meter	0.0
<b>B1</b>	Bulk charge effect width offset	Meter	0.0
<b>BETA0</b>	2nd parameter of impact ionization current	Volt <sup>-1</sup>	30
<b>CDSC</b>	Drain-source to channel coupling capacitance	Farad/Meter <sup>2</sup>	2.4e-4
<b>CDSCB</b>	Body-bias sensitivity coefficient of $C_{DSC}$	Farad/Volt-Meter <sup>2</sup>	0.0
<b>CDSCD</b>	Drain bias sensitivity of $C_{DSC}$	Farad/Volt-Meter <sup>2</sup>	0.0
<b>CIT</b>	Interface trap capacitance	Farad/Meter <sup>2</sup>	0.0
<b>COX</b>	Oxide capacitance	Farad	Calculated
<b>DELTA</b>	Parameter for DC $V_{DSeff}$	Volt	0.01
<b>DL (XL)</b>	Channel length shortening	Meter	0.0
<b>DROUT</b>	Channel length dependence of DIBL effect on $R_{OUT}$	None	0.56
<b>DSUB</b>	DIBL coefficient in subthreshold region	None	DROUT

<b>DVT0</b>	1st short channel coefficient for $V_{TH}$	None	2.2
<b>DVT0W</b>	1st narrow width coefficient for $V_{TH}$ at small L	None	0.0
<b>DVT1</b>	2nd short channel coefficient for $V_{TH}$	None	0.53
<b>DVT1W</b>	2nd narrow width coefficient for $V_{TH}$ at small L	Meter <sup>-1</sup>	5.3e+6
<b>DVT2</b>	Body-bias coefficient of short channel effect on $V_{TH}$	Volt <sup>-1</sup>	-0.032
<b>DVT2W</b>	3rd narrow width coefficient for $V_{TH}$ at small L	Volt <sup>-1</sup>	-0.032
<b>DW (XW, WDEL)</b>	Channel width narrowing	Meter	0.0
<b>EG</b>	Energy gap for PN junction diode	electron-Volt	TLEV=0 or 1: 1.11 TLEV=2: 1.16
<b>ETA0</b>	Subthreshold region DIBL coefficient	None	0.08
<b>ETAB</b>	Body-bias coefficient for the subthreshold DIBL effect	Volt <sup>-1</sup>	-0.07
<b>GAP1</b>	1st bandgap correction factor	eV/°K	7.02e-4
<b>GAP2</b>	2nd bandgap correction factor	°K	1108
<b>GEO</b>	Shared geometry parameter	None	0.0
<b>HDIF</b>	Length of heavily-doped diffusion	Meter	0.0
<b>IJTH</b>	Diode limiting current [Not binnable]	Amp	0.1
<b>K1</b>	1st-order body bias factor	Amp/Meter	0.53
<b>K2</b>	2nd-order body bias factor	None	-0.0186
<b>K3</b>	Narrow width coefficient	None	80.0
<b>K3B</b>	Body effect coefficient of K3	Volt <sup>-1</sup>	0.0
<b>KETA</b>	Body-bias coefficient of bulk charge effect	Volt <sup>-1</sup>	-0.047
<b>LD (DLAT, LATD)</b>	Lateral diffusion	Meter	Calculated
<b>LDIF</b>	Length of lightly-doped region adjacent to gate	Meter	0.0
<b>MOIN</b>	Gate bias-dependent surface potential coefficient	None	15.0
<b>NCH (NPEAK)</b>	Peak doping concentration near interface If NCH not specified and GAMMA is specified, NCH is calculated from GAMMA	cm <sup>-3</sup>	1.7e+17 (or calculated)

<b>NFACTOR</b>	Subthreshold region swing factor	None	1.0
<b>NGATE</b>	Poly gate doping concentration	cm <sup>-3</sup>	0.0
<b>NI</b>	Intrinsic concentration	cm <sup>-3</sup>	Calculated
<b>NLX</b>	Lateral nonuniform doping along channel	Meter	1.74e-7
<b>NOFF</b>	C-V parameter in VGSTeff, CV for weak-to-strong inversion transition	None	1.0
<b>NSUB</b>	Substrate doping concentration	cm <sup>-3</sup>	6.0e+16
<b>PCLM</b>	Channel length modulation parameter.	None	1.3
<b>PDIBLC1 (PDIBL1)</b>	Parameter for DIBL effect on R <sub>OUT</sub>	None	0.39
<b>PDIBLC2 (PDIBL2)</b>	Parameter for DIBL effect on R <sub>OUT</sub>	None	0.0086
<b>PDIBLCB (PDIBLB)</b>	Body bias coefficient of DIBL effect on R <sub>OUT</sub>	Volt <sup>-1</sup>	0.0
<b>PRWB</b>	Body effect coefficient of RDSW	1/Volt <sup>1/2</sup>	0.0
<b>PRWG</b>	Gate bias effect coefficient of RDSW	Volt-1	0.0
<b>PSCBE1</b>	1st substrate current-induced body effect parameter	Volt/Meter	4.24e+8
<b>PSCBE2</b>	2nd substrate current-induced body effect parameter	Meter/Volt	1.0e-5
<b>PVAG</b>	Gate dependence of Early voltage	None	0.0
<b>RD</b>	Drain resistance	Ohm	0.0
<b>RDC</b>	Additional drain contact resistance	Ohm	0.0
<b>RDSW</b>	Parasitic source-drain resistance per unit width	Ohm/μMeter WR	0.0
<b>RS</b>	Source resistance	Ohm	0.0
<b>RSC</b>	Additional source contact resistance	Ohm	0.0
<b>RSH</b>	Source/drain sheet resistance per square. [Not binnable]	Ohm/square	0.0
<b>SCALM</b>	Scale factor for model parameters	None	1.0 (or global SCALM option)
<b>TNOM (TREF)</b>	Temperature at which parameters are extracted	°C	25

<b>TOX</b>	Gate oxide thickness	Meter	1.50e-8
<b>TOXM</b>	Reference gate oxide thickness	Meter	TOX
<b>U0</b>	Low field mobility at T = TREF = TNOM	cm <sup>2</sup> /Volt-sec	NMOS: 670 PMOS: 250
<b>UA</b>	1st-order mobility degradation coefficient	Meter/Volt	2.25e-9
<b>UB</b>	2nd-order mobility degradation coefficient	Meter <sup>2</sup> /Volt <sup>2</sup>	5.87e-19
<b>UC</b>	Body bias sensitivity coefficient of mobility	MOBMOD=1, 2: Meter/Volt <sup>2</sup>  MOBMOD=3: Volt <sup>-1</sup>	MOBMOD=1, 2: -4.65e-11  MOBMOD=3: -0.0465
<b>VBM</b>	Maximum substrate bias, for VTH calculation	Volt	-3.0
<b>VFB</b>	DC flatband voltage	Volt	-1.0
<b>VOFF</b>	Offset voltage in subthreshold region at large W and L	Volt	-0.08
<b>VOFFCV</b>	C-V parameter in VGSTeff, CV for weak-to-strong inversion transition	None	0.0
<b>VSAT</b>	Saturation velocity of carrier at T = TREF = TNOM	Meter/sec	8.0e+4
<b>VTH0 (VTHO)</b>	Threshold voltage of long-channel device at VBS=0 and large L	Volt	Calculated
<b>WMLT</b>	Width diffusion shrink reduction factor	None	1.0
<b>W0</b>	Narrow width effect coefficient	Meter	2.5e-6
<b>WR</b>	Width offset from Weff for RDS calculation	None	1.0
<b>XJ</b>	Junction depth	Meter	1.5e-7

**Table 46: Level 49 or 53 MOSFET AC and Capacitance Model Parameters**

<b>Model Parameter</b>	<b>Description</b>	<b>Unit</b>	<b>Default</b>
<b>CF</b>	Fringing field capacitance	Farad/Meter	Calculated
<b>CGBO</b>	Gate-to-bulk overlap capacitance per unit gate length [Not binnable]	Farad/Meter	Calculated
<b>CGDL (CGD1)</b>	Lightly-doped region drain-gate overlap capacitance per unit gate width	Farad/Meter	0.0

<b>CGDO</b>	Non-LDD region drain-gate overlap capacitance per unit gate width [Not binnable]	Farad/Meter	Calculated
<b>CGSL (CGS1)</b>	Lightly-doped region source-gate overlap capacitance per unit gate width	Farad/Meter	0.0
<b>CGSO</b>	Non-LDD region source-gate overlap capacitance per unit gate width [Not binnable]	Farad/Meter	Calculated
<b>CKAPPA</b>	Coefficient for lightly-doped region overlap capacitance	Volt	0.6
<b>CLC</b>	Constant term for short-channel model	Meter	1.0e-7
<b>CLE</b>	Exponential term for short-channel model	None	0.6
<b>DLC</b>	Length offset fitting parameter from CV [Not binnable]	Meter	LINT
<b>DWB</b>	Coefficient of Weff substrate body bias dependence [Not binnable]	Meter/Volt <sup>1/2</sup>	0.0
<b>DWC</b>	Width offset fitting parameter from CV	Meter	WINT
<b>DWG</b>	Coefficient of Weff gate dependence	Meter/Volt	0.0
<b>LINT</b>	Length offset fitting parameter from I-V without bias [Not binnable]	Meter	0.0
<b>LL</b>	Coefficient of length dependence for width offset [Not binnable]	Meter <sup>LLN</sup>	0.0
<b>LLC</b>	Coefficient of length dependence for C-V channel length offset	Meter <sup>LLN</sup>	LL
<b>LLN</b>	Exponent of length dependence of width offset [Not binnable]	None	1.0
<b>LW</b>	Coefficient of width dependence for length offset [Not binnable]	Meter <sup>LWN</sup>	0.0
<b>LWC</b>	Coefficient of width dependence for C-V channel length offset	Meter <sup>LWN</sup>	LW
<b>LWL</b>	Coefficient of length and width cross term for length offset [Not binnable]	Meter LWN+LLN	0.0
<b>LWLC</b>	Coefficient of length and width cross terms for C-V channel length offset	Meter LLN+LWN	LWL
<b>LWN</b>	Exponent of width dependence for width offset [Not binnable]	None	1.0

<b>VFBCV</b>	Flat-band voltage [CAPMOD=0]	Volt	-1.0
<b>WINT</b>	Width offset fitting parameter from I-V without bias [Not binnable]	Meter	0.0
<b>WL</b>	Coefficient of length dependence for width offset	Meter <sup>WLN</sup>	0.0
<b>WLC</b>	Coefficient of length dependence for C-V channel width offset	Meter <sup>WLN</sup>	WL
<b>WLN</b>	Exponent of length dependence of width offset [Not binnable]	None	1.0
<b>WW</b>	Coefficient of width dependence for width offset [Not binnable]	Meter <sup>WWN</sup>	0.0
<b>WWC</b>	Coefficient of width dependence for C-V channel width offset	Meter <sup>WWN</sup>	WW
<b>WWL</b>	Coefficient of length and width cross term for width offset [Not binnable]	Meter WWN+WLN	0.0
<b>WWLC</b>	Coefficient of length and width cross terms for C-V channel width offset	Meter WLN+WWN	WWL
<b>WWN</b>	Exponent of width dependence for width offset [Not binnable]	None	1.0
<b>XPART</b>	Selector for gate capacitance drain versus source charge sharing coefficient  0, 0.4 = 40/60 0.5 = 50/50 ≥ 1 = 0/100 Any other value < 1 = 40/60  [Not binnable]	None	Level 49: 1 (0/100)  Level 53: 0 (40/60)

**Table 47: Level 49 or 53 MOSFET Temperature Model Parameters**

<b>Model Parameter</b>	<b>Description</b>	<b>Unit</b>	<b>Default</b>
<b>AT</b>	Temperature coefficient for saturation velocity	Meter/sec	3.3e+4
<b>KT1</b>	Temperature coefficient for VTH	Volt	-0.11
<b>KT1L</b>	Temperature	Meter-Volt	0.0



	coefficient channel length dependence of VTH		
<b>KT2</b>	Body bias coefficient of VTH temperature effect	None	0.022
<b>PRT</b>	Temperature coefficient for RDSW	Ohm/ $\mu$ Meter	0.0
<b>TCJ (CTA)</b>	Temperature coefficient of CJ [Not binnable]	$^{\circ}\text{K}^{-1}$	0.0
<b>TCJSW (CTP)</b>	Temperature coefficient of CJSW [Not binnable]	$^{\circ}\text{K}^{-1}$	0.0
<b>TCJSWG</b>	Temperature coefficient of CJSWG [Not binnable]	$^{\circ}\text{K}^{-1}$	0.0
<b>TNOM</b>	Temperature at which parameters are extracted	$^{\circ}\text{C}$	25 (or global TNOM option)
<b>TPB (PTA)</b>	Temperature coefficient of PB [Not binnable]	Volt/ $^{\circ}\text{K}$	0.0
<b>TPBSW (PTP)</b>	Temperature coefficient of PBSW [Not binnable]	Volt/ $^{\circ}\text{K}$	0.0
<b>TPBSWG</b>	Temperature coefficient of PBSWG [Not binnable]	Volt/ $^{\circ}\text{K}$	0.0
<b>TRD</b>	Temperature coefficient for drain resistance	Ohm/ $^{\circ}\text{K}$	0.0
<b>TRS</b>	Temperature coefficient for source resistance	Ohm/ $^{\circ}\text{K}$	0.0
<b>UA1</b>	Temperature coefficient of UA	Meter/Volt	4.31e-9

<b>UB1</b>	Temperature coefficient of UB	Meter <sup>2</sup> /Volt <sup>2</sup>	-7.61e-18
<b>UC1</b>	Temperature coefficient of UC	MOBMOD=1, 2: Meter/Volt <sup>2</sup> MOBMOD=3: Volt <sup>-1</sup>	MOBMOD=1, 2: -5.6e-11 MOBMOD=3: -0.056
<b>UTE</b>	Mobility temperature exponent	None	-1.5
<b>XTI</b>	Junction current temperature coefficient	None	ACM=0, 1, 2, 3: 0.0 ACM=10, 11, 12, 13: 3.0

**Table 48: Level 49 or 53 MOSFET Binning Adjustment Model Parameters**

Model Parameter	Description	Unit	Default
<b>BINUNIT</b>	Binning unit selector  1 = microns  0 = Meters	None	1
<b>BINFLAG</b>	<=0.9 Do not use adjustment parameters LREF, WREF >0.9 Use LREF, WREF	None	0.0
<b>LREF</b>	Reference channel length	Meter	0.0
<b>WREF</b>	Reference channel width	Meter	0.0
<b>LMAX</b>	Upper bound of channel length range	Meter	1.0
<b>LMIN</b>	Lower bound of channel length range	Meter	0.0
<b>WMAX</b>	Upper bound of channel width range	Meter	1.0
<b>WMIN</b>	Lower bound of channel width range	Meter	0.0

### Notes on BSIM3v3 Binning Adjustment

Binning is a way to extend a single device architecture by providing systematic variations on the device parameters. The philosophy is that when you vary the channel geometry, other parameters also change, in ways that can be completely characterized by the device manufacturer. The manufacturer or foundry provides a “design kit” that contains a set of

.MODEL statements specifying the parameter settings for the different geometries. The design kit with the .MODEL statements can be included in the Nexxim design as a subcircuit.

1. A binning model is identified by giving the model name in the .MODEL statement the form *modelname.n*, where the entry *n* after the decimal point can be an integer or any other unique identifier. The MOSFET instance definition refers to the *modelname* without any extension. The netlist can contain any number of different binning models with the same base *modelname*. For example, three binning models could be named NMOSBSIM3.1 NMOSBSIM3.2, and NMOSBSIM3.3. The instance statement reference is NMOSBSIM3.

Each of the available binning models corresponds to a range of channel lengths and widths specified with the **LMIN**, **LMAX**, **WMIN**, and **WMAX** model parameters. The ranges must not overlap.

Each binning model typically specifies values for the model parameters that are related to the channel geometry variations.

2. The MOSFET instance statement must contain values for instance parameters **L** and **W**. The **L** and **W** parameters can be specified with variables so a sweep of binning models can be performed.
3. The simulator finds the binning model to which the following conditions BOTH apply:
  - The **LMIN** and **LMAX** model parameter range includes the value of instance parameter **L** (scaled by the instance parameter **SCALE**).
  - The **WMIN** and **WMAX** model parameter range includes the value of instance parameter **W** (scaled by the instance parameter **SCALE**).

If none of the available binning models matches the **L** and **W** instance parameters, simulation does not proceed.

4. Within a BSIM3v3 model, (binned or not) the binned model parameters are adjusted by the effective channel length and width. The formulas for the adjustment use the following symbols:

$N$  = value of the model parameter (e.g., **A0**).

$LN$  = value of the length dependence parameter (e.g., **LA0**).

$WN$  = value of the width dependence parameter (e.g., **WA0**).

$PN$  = value of the cross dependence parameter (e.g., **PA0**).

$L_{eff}$  = effective channel length (calculated from **L** using scale factors and other adjustments).

$W_{eff}$  = effective channel width (calculated from **W** using scale factors and other adjustments).

$LREF_{eff}$  = effective reference channel length (calculated from model parameter **LREF** using scale factors and other adjustments).

WREFeff = effective reference channel width (calculated from **WREF** using scale factors and other adjustments).

When model parameter **BINFLAG** is greater than 0.9 AND the model parameters **LREF** and **WREF** are both greater than 0:

$$\begin{aligned} \text{Value} &= N + \text{LN}^*(1/\text{Leff}-1/\text{LREFeff}) \\ &+ \text{WN}^*(1/\text{Weff}-1/\text{WREFeff}) \\ &+ \text{PN}^*(1/(\text{Leff}-1/\text{LREFeff}) * (1/(\text{Weff}-1/\text{WREFeff}))) \end{aligned}$$

Otherwise:

$$\text{Value} = N + \text{LN}^*(1/\text{Leff}) + \text{WN}^*(1/\text{Weff}) + \text{PN}^*(1/(\text{Leff}*\text{Weff}))$$

- When model parameter **BINUNIT** equals 1, the effective parameters (Leff, Weff, LREFeff, and WREFeff) are scaled to units of microns. By default (**BINUNIT** not equal to 1), units are meters.

**Table 49: Level 49 or 53 MOSFET Process Model Parameters**

Model Parameter	Description	Unit	Default
<b>GAMMA1</b>	Body effect coefficient near the surface	Volt <sup>1/2</sup>	Calculated
<b>GAMMA2</b>	Body effect coefficient in the bulk	Volt <sup>1/2</sup>	Calculated
<b>VBX</b>	Bulk-source bias voltage at which the depletion region thickness equals XT	Volt	Calculated
<b>XT</b>	Doping depth	Meter	1.55e-7

**Table 50: Level 49 or 53 MOSFET Noise Model Parameters**

Model Parameter	Description	Unit	Default
<b>AF</b>	Flicker noise exponent	None	1.0
<b>EF</b>	Flicker noise frequency exponent	None	1.0
<b>EM</b>	Flicker noise parameter	Volt-Meter	4.1e+7
<b>KF</b>	Flicker noise coefficient	None	0.0
<b>NOIA</b>	Noise parameter A for flicker noise calculation (NOIMOD = 2 or 3) [Not binnable]	None	NMOS: 1.0e+20  PMOS: 9.9e+18

<b>NOIB</b>	Noise parameter B for flicker noise calculation (NOIMOD = 2 or 3) [Not binnable]	None	NMOS: 5.0e+4  PMOS: 2.4e+3
<b>NOIC</b>	Noise parameter C for flicker noise calculation (NOIMOD = 2 or 3) [Not binnable]	None	NMOS: -1.4e-12  PMOS: 1.4e-12

Table 51: Level 49 or 53 MOSFET Junction Model Parameters

Model Parameter	Description	Unit	Default
<b>CBD</b>	Zero-bias bulk-drain junction capacitance	Farad	0.0
<b>CBS</b>	Zero-bias bulk-source junction capacitance	Farad	0.0
<b>CJ</b>	Zero-bias bottom junction capacitance [Not binnable]	Farad/Meter <sup>2</sup>	5.79e-4
<b>CJSW</b>	Zero-bias sidewall bulk junction capacitance [Not binnable]	Farad/Meter	0.0
<b>CJSWG (CJGATE)</b>	Zero-bias sidewall bulk junction capacitance grading coefficient [Not binnable]	Farad/Meter	CJSW
<b>JS</b>	Bulk junction saturation current density [Not binnable]	Amp/Meter <sup>2</sup>	0.0
<b>JSW</b>	Sidewall bulk junction saturation current density [Not binnable]	Amp/Meter	0.0
<b>MJ</b>	Bulk junction grading coefficient [Not binnable]	None	0.5
<b>MJSW</b>	Sidewall bulk junction grading coefficient [Not binnable]	None	0.33
<b>MJSWG</b>	Gate-edge sidewall bulk junction grading coefficient [Not binnable]	Volt	MJSW

<b>N (NJ)</b>	Emission coefficient [Not binnable]	None	1
<b>NDS</b>	Reverse bias slope coefficient	None	1.0
<b>PB</b>	Bulk junction contact potential [Not binnable]	Volt	1.0
<b>PBSW (PHP)</b>	Sidewall bulk junction contact potential [Not binnable]	Volt	1.0
<b>PBSWG</b>	Gate-edge sidewall bulk junction contact potential [Not binnable]	Volt	PBSW
<b>TT</b>	Transition time	Second	0.0
<b>VNDS</b>	Reverse diode current transition point	Volt	-1.0

**Table 52: Level 49 or 53 MOSFET Nonquasistatic (NQS) Model Parameter**

Model Parameter	Description	Unit	Default
<b>ELM</b>	Elmore constant	None	5.0

**Table 53: Level 49 or 53 MOSFET Stress Effect Model Parameter**

Model Parameter	Description	Unit	Default
<b>STIMOD</b>	Stress effect model selector	None	0.0
<b>SAREF (SA0)</b>	Reference distance between OD edge to poly of the one side	Meter	1.0e-6
<b>SBREF (SB0)</b>	Reference distance between OD edge to poly of the other side	Meter	1.0e-6
<b>WLOD</b>	Width parameter for stress effect	Meter	0.0
<b>KU0</b>	Mobility degradation enhancement coefficient for stress effect	Meter	0.0
<b>KVSAT</b>	Saturation velocity enhancement coefficient for stress effect	Meter	0.0
<b>KVTH0</b>	Threshold shift parameter for stress effect	Volt-Meter	0.0

<b>TKU0</b>	Temperature coefficient of KU0	None	0.0
<b>LLODKU0</b>	Length parameter for U0 stress effect	None	0.0
<b>WLODKU0</b>	Width parameter for U0 stress effect	None	0.0
<b>LLODVTH</b>	Length parameter for Vth stress effect	None	0.0
<b>WLODVTH</b>	Width parameter for Vth stress effect	None	0.0
<b>LKU0</b>	Length dependence of KU0	Meter <sup>LLODKU0</sup>	0.0
<b>WKU0</b>	Width dependence of KU0	Meter <sup>WLODKU0</sup>	0.0
<b>PKU0</b>	Cross-term dependence of KU0	Meter LLODKU0+WLODKU0	0.0
<b>LKVTH0</b>	Length dependence of KVTH0	Meter <sup>LLODVTH</sup>	0.0
<b>WKUVTH0</b>	Width dependence of KVTH0	Meter <sup>WLODVTH</sup>	0.0
<b>PKVTH0</b>	Cross-term dependence of KVTH0	Meter LLODVTH+WLODVTH	0.0
<b>STK2</b>	K2 shift factor related to Vth0 change	Meter	0.0
<b>LODK2</b>	K2 shift modification actorfor stress effect	None	1.0
<b>STETA0</b>	ETA0 shift factor related to Vth0 change	Meter	0.0
<b>LODETA0</b>	ETA0 shift modification actorfor stress effect	None	1.0

The unit for the length dependence parameters is the unit of the basic parameter divided by Meter.

**Table 54: Level 49 or 53 Length Dependence Parameters**

<b>Model Parameter</b>	<b>Description</b>	<b>Default</b>
<b>La0</b>	Length dependence of a0	0.0
<b>La1</b>	Length dependence of a1	0.0
<b>La2</b>	Length dependence of a2	0.0
<b>Lacde</b>	Length dependence of acde	0.0
<b>Lags</b>	Length dependence of ags	0.0
<b>Lalpha0</b>	Length dependence of alpha0	0.0
<b>Lalpha1</b>	Length dependence of alpha1	0.0
<b>Lat</b>	Length dependence of at	0.0
<b>Lb0</b>	Length dependence of b0	0.0
<b>Lb1</b>	Length dependence of b1	0.0

<b>Lbeta0</b>	Length dependence of beta0	0.0
<b>Lcdsc</b>	Length dependence of cdsc	0.0
<b>Lcdscb</b>	Length dependence of cdscb	0.0
<b>Lcdscd</b>	Length dependence of cdscd	0.0
<b>Lcf</b>	Length dependence of cf	0.0
<b>Lcgdl</b>	Length dependence of cgdl	0.0
<b>Lcgsl</b>	Length dependence of cgsl	0.0
<b>Lcit</b>	Length dependence of cit	0.0
<b>Lckappa</b>	Length dependence of ckappa	0.0
<b>Lclc</b>	Length dependence of clc	0.0
<b>Lcle</b>	Length dependence of cle	0.0
<b>Ldelta</b>	Length dependence of delta	0.0
<b>Ldrout</b>	Length dependence of drout	0.0
<b>Ldsub</b>	Length dependence of dsub	0.0
<b>Ldvt0</b>	Length dependence of dvt0	0.0
<b>Ldvt0w</b>	Length dependence of dvt0w	0.0
<b>Ldvt1</b>	Length dependence of dvt1	0.0
<b>Ldvt1w</b>	Length dependence of dvt1w	0.0
<b>Ldvt2</b>	Length dependence of dvt2	0.0
<b>Ldvt2w</b>	Length dependence of dvt2w	0.0
<b>Ldwb</b>	Length dependence of dwb	0.0
<b>Ldwg</b>	Length dependence of dwg	0.0
<b>Lelm</b>	Length dependence of elm	0.0
<b>Leta0</b>	Length dependence of eta0	0.0
<b>Letab</b>	Length dependence of etab	0.0
<b>Lgamma1</b>	Length dependence of gamma1	0.0
<b>Lgamma2</b>	Length dependence of gamma2	0.0
<b>Lk1</b>	Length dependence of k1	0.0
<b>Lk2</b>	Length dependence of k2	0.0
<b>Lk3</b>	Length dependence of k3	0.0
<b>Lk3b</b>	Length dependence of k3b	0.0
<b>Lketa</b>	Length dependence of keta	0.0



<b>Lkt1</b>	Length dependence of kt1	0.0
<b>Lkt1l</b>	Length dependence of kt1l	0.0
<b>Lkt2</b>	Length dependence of kt2	0.0
<b>Lmoin</b>	Length dependence of moin	0.0
<b>Lnch (Lnpeak)</b>	Length dependence of nch	0.0
<b>Lnfactor</b>	Length dependence of nfactor	0.0
<b>Lngate</b>	Length dependence of ngate	0.0
<b>Lnix</b>	Length dependence of nix	0.0
<b>Lnoff</b>	Length dependence of noff	0.0
<b>Lnsb</b>	Length dependence of nsub	0.0
<b>Lpclm</b>	Length dependence of pclm	0.0
<b>Lpdibl1</b>	Length dependence of Pdibl1	0.0
<b>Lpdibl2</b>	Length dependence of Pdibl2	0.0
<b>Lpdiblb</b>	Length dependence of Pdiblb	0.0
<b>Lprt</b>	Length dependence of prt	0.0
<b>Lprwb</b>	Length dependence of prwb	0.0
<b>Lprwg</b>	Length dependence of prwg	0.0
<b>Lpscbe1</b>	Length dependence of pscbe1	0.0
<b>Lpscbe2</b>	Length dependence of pscbe2	0.0
<b>Lpvag</b>	Length dependence of pvag	0.0
<b>Lrdsw</b>	Length dependence of rdsw	0.0
<b>Lu0</b>	Length dependence of u0	0.0
<b>Lua</b>	Length dependence of ua	0.0
<b>Lua1</b>	Length dependence of ua1	0.0
<b>Lub</b>	Length dependence of ub	0.0
<b>Lub1</b>	Length dependence of ub1	0.0
<b>Luc</b>	Length dependence of uc	0.0
<b>Luc1</b>	Length dependence of uc1	0.0
<b>Lute</b>	Length dependence of ute	0.0
<b>Lvbm</b>	Length dependence of vbm	0.0
<b>Lvbx</b>	Length dependence of vbx	0.0

<b>Lvfb</b>	Length dependence of vfb	0.0
<b>Lvfbcv</b>	Length dependence of vfbcv	0.0
<b>Lvoff</b>	Length dependence of voff	0.0
<b>Lvoffcv</b>	Length dependence of voffcv	0.0
<b>Lvsat</b>	Length dependence of vsat	0.0
<b>Lvth0</b>	Length dependence of vth0	0.0
<b>Lw0</b>	Length dependence of w0	0.0
<b>Lwr</b>	Length dependence of wr	0.0
<b>Lxj</b>	Length dependence of xj	0.0
<b>Lxt</b>	Length dependence of xt	0.0

The unit for the width dependence parameters is the unit of the basic parameter divided by Meter.

**Table 55: Level 49 or 53 Width Dependence Model Parameters**

<b>Model Parameter</b>	<b>Description</b>	<b>Default</b>
<b>Wa0</b>	Width dependence of a0	0.0
<b>Wa1</b>	Width dependence of a1	0.0
<b>Wa2</b>	Width dependence of a2	0.0
<b>Wacde</b>	Width dependence of acde	0.0
<b>Wags</b>	Width dependence of ags	0.0
<b>Walpa0</b>	Width dependence of alpha0	0.0
<b>Walpa1</b>	Width dependence of alpha1	0.0
<b>Wat</b>	Width dependence of at	0.0
<b>Wb0</b>	Width dependence of b0	0.0
<b>Wb1</b>	Width dependence of b1	0.0
<b>Wbeta0</b>	Width dependence of beta0	0.0
<b>Wcdsc</b>	Width dependence of cdsc	0.0
<b>Wcdscb</b>	Width dependence of cdsb	0.0
<b>Wcdscd</b>	Width dependence of cdsd	0.0
<b>Wcf</b>	Width dependence of cf	0.0

<b>Wcgdl</b>	Width dependence of cgdl	0.0
<b>Wcgsl</b>	Width dependence of cgsl	0.0
<b>Wcit</b>	Width dependence of cit	0.0
<b>Wckappa</b>	Width dependence of ckappa	0.0
<b>Wclc</b>	Width dependence of clc	0.0
<b>Wcle</b>	Width dependence of cle	0.0
<b>Wdelta</b>	Width dependence of delta	0.0
<b>Wdrout</b>	Width dependence of drout	0.0
<b>Wdsub</b>	Width dependence of dsub	0.0
<b>Wdvt0</b>	Width dependence of dvt0	0.0
<b>Wdvt0w</b>	Width dependence of dvt0w	0.0
<b>Wdvt1</b>	Width dependence of dvt1	0.0
<b>Wdvt1w</b>	Width dependence of dvt1w	0.0
<b>Wdvt2</b>	Width dependence of dvt2	0.0
<b>Wdvt2w</b>	Width dependence of dvt2w	0.0
<b>Wdwb</b>	Width dependence of dwb	0.0
<b>Wdwg</b>	Width dependence of dwg	0.0
<b>Welm</b>	Width dependence of elm	0.0
<b>Weta0</b>	Width dependence of eta0	0.0
<b>Wetab</b>	Width dependence of etab	0.0
<b>Wgamma1</b>	Width dependence of gamma1	0.0
<b>Wgamma2</b>	Width dependence of gamma2	0.0
<b>Wk1</b>	Width dependence of k1	0.0
<b>Wk2</b>	Width dependence of k2	0.0
<b>Wk3</b>	Width dependence of k3	0.0
<b>Wk3b</b>	Width dependence of k3b	0.0
<b>Wketa</b>	Width dependence of keta	0.0
<b>Wkt1</b>	Width dependence of kt1	0.0
<b>Wkt1l</b>	Width dependence of kt1l	0.0
<b>Wkt2</b>	Width dependence of kt2	0.0
<b>Wmoin</b>	Width dependence of moin	0.0
<b>Wnch (Wnpeak)</b>	Width dependence of nch	0.0

<b>Wnfactor</b>	Width dependence of nfactor	0.0
<b>Wngate</b>	Width dependence of ngate	0.0
<b>Wnlx</b>	Width dependence of nlx	0.0
<b>Wnoff</b>	Width dependence of noff	0.0
<b>Wnsub</b>	Width dependence of nsub	0.0
<b>Wpclm</b>	Width dependence of pclm	0.0
<b>Wpdibl1</b>	Width dependence of Pdibl1	0.0
<b>Wpdibl2</b>	Width dependence of Pdibl2	0.0
<b>Wpdiblb</b>	Width dependence of Pdiblb	0.0
<b>Wprt</b>	Width dependence of prt	0.0
<b>Wprwb</b>	Width dependence of prwb	0.0
<b>Wprwg</b>	Width dependence of prwg	0.0
<b>Wpscbe1</b>	Width dependence of pscbe1	0.0
<b>Wpscbe2</b>	Width dependence of pscbe2	0.0
<b>Wpvag</b>	Width dependence of pvag	0.0
<b>Wrds</b>	Width dependence of rds	0.0
<b>Wu0</b>	Width dependence of u0	0.0
<b>Wua</b>	Width dependence of ua	0.0
<b>Wua1</b>	Width dependence of ua1	0.0
<b>Wub</b>	Width dependence of ub	0.0
<b>Wub1</b>	Width dependence of ub1	0.0
<b>Wuc</b>	Width dependence of uc	0.0
<b>Wuc1</b>	Width dependence of uc1	0.0
<b>Wute</b>	Width dependence of ute	0.0
<b>Wvbm</b>	Width dependence of vbm	0.0
<b>Wvbx</b>	Width dependence of vbx	0.0
<b>Wvfb</b>	Width dependence of vfb	0.0
<b>Wvfbcv</b>	Width dependence of vfbcv	0.0
<b>Wvoff</b>	Width dependence of voff	0.0
<b>Wvoffcv</b>	Width dependence of voffcv	0.0
<b>Wvsat</b>	Width dependence of vsat	0.0
<b>Wvth0</b>	Width dependence of vth0	0.0

<b>Ww0</b>	Width dependence of w0	0.0
<b>Wwr</b>	Width dependence of wr	0.0
<b>Wxj</b>	Width dependence of xj	0.0
<b>Wxt</b>	Width dependence of xt	0.0

The unit for cross dependence parameters is the unit of the basic parameter divided by Meter<sup>2</sup>.

**Table 56: Level 49 or 53 MOSFET Cross Dependence Model Parameters**

<b>Model Parameter</b>	<b>Description</b>	<b>Default</b>
<b>Pa0</b>	Cross dependence of a0	0.0
<b>Pa1</b>	Cross dependence of a1	0.0
<b>Pa2</b>	Cross dependence of a2	0.0
<b>Pacde</b>	Cross dependence of acde	0.0
<b>Pags</b>	Cross dependence of ags	0.0
<b>Palpha0</b>	Cross dependence of alpha0	0.0
<b>Palpha1</b>	Cross dependence of alpha1	0.0
<b>Pat</b>	Cross dependence of at	0.0
<b>Pb0</b>	Cross dependence of b0	0.0
<b>Pb1</b>	Cross dependence of b1	0.0
<b>Pbeta0</b>	Cross dependence of beta0	0.0
<b>Pcdsc</b>	Cross dependence of cdsc	0.0
<b>Pcdscb</b>	Cross dependence of cdsb	0.0
<b>Pcdscd</b>	Cross dependence of cdsd	0.0
<b>Pcf</b>	Cross dependence of cf	0.0
<b>Pcgdl</b>	Cross dependence of cgdl	0.0
<b>Pcgsl</b>	Cross dependence of cgsl	0.0
<b>Pcit</b>	Cross dependence of cit	0.0
<b>Pckappa</b>	Cross dependence of ckappa	0.0
<b>Pclc</b>	Cross dependence of clc	0.0
<b>Pcle</b>	Cross dependence of cle	0.0
<b>Pdelta</b>	Cross dependence of delta	0.0

<b>Pdrout</b>	Cross dependence of drout	0.0
<b>Pdsub</b>	Cross dependence of dsub	0.0
<b>Pdvt0</b>	Cross dependence of dvt0	0.0
<b>Pdvt0w</b>	Cross dependence of dvt0w	0.0
<b>Pdvt1</b>	Cross dependence of dvt1	0.0
<b>Pdvt1w</b>	Cross dependence of dvt1w	0.0
<b>Pdvt2</b>	Cross dependence of dvt2	0.0
<b>Pdvt2w</b>	Cross dependence of dvt2w	0.0
<b>Pdwb</b>	Cross dependence of dwb	0.0
<b>Pdwb</b>	Cross dependence of dwb	0.0
<b>Pdwb</b>	Cross dependence of dwb	0.0
<b>Pdwg</b>	Cross dependence of dwg	0.0
<b>Pelm</b>	Cross dependence of elm	0.0
<b>Peta0</b>	Cross dependence of eta0	0.0
<b>Petab</b>	Cross dependence of etab	0.0
<b>Pgamma1</b>	Cross dependence of gamma1	0.0
<b>Pgamma2</b>	Cross dependence of gamma2	0.0
<b>Pk1</b>	Cross dependence of k1	0.0
<b>Pk2</b>	Cross dependence of k2	0.0
<b>Pk3</b>	Cross dependence of k3	0.0
<b>Pk3b</b>	Cross dependence of k3b	0.0
<b>Pketa</b>	Cross dependence of keta	0.0
<b>Pkt1</b>	Cross dependence of kt1	0.0
<b>Pkt1l</b>	Cross dependence of kt1l	0.0
<b>Pkt2</b>	Cross dependence of kt2	0.0
<b>Pmoin</b>	Cross dependence of moin	0.0
<b>Pnch</b>	Cross dependence of nch	0.0
<b>Pnfactor</b>	Cross dependence of nfactor	0.0
<b>Pngate</b>	Cross dependence of ngate	0.0
<b>Pnlx</b>	Cross dependence of nlx	0.0
<b>Pnoff</b>	Cross dependence of noff	0.0
<b>Pnsub</b>	Cross dependence of nsub	0.0
<b>Ppclm</b>	Cross dependence of pclm	0.0
<b>Ppdiblc1 (Ppdibl1)</b>	Cross dependence of Pdiblc1	0.0

<b>Ppdibl2 (Ppdibl2)</b>	Cross dependence of Pdibl2	0.0
<b>Ppdiblc2 (Ppdiblc2)</b>	Cross dependence of Pdiblc2	0.0
<b>Pprt</b>	Cross dependence of prt	0.0
<b>Pprwb</b>	Cross dependence of prwb	0.0
<b>Pprwg</b>	Cross dependence of prwg	0.0
<b>Ppscbe1</b>	Cross dependence of pscbe1	0.0
<b>Ppscbe2</b>	Cross dependence of pscbe2	0.0
<b>Ppvag</b>	Cross dependence of pvag	0.0
<b>Prdsw</b>	Cross dependence of rdsw	0.0
<b>Pu0</b>	Cross dependence of u0	0.0
<b>Pua</b>	Cross dependence of ua	0.0
<b>Pua1</b>	Cross dependence of ua1	0.0
<b>Pub</b>	Cross dependence of ub	0.0
<b>Pub1</b>	Cross dependence of ub1	0.0
<b>Puc</b>	Cross dependence of uc	0.0
<b>Puc1</b>	Cross dependence of uc1	0.0
<b>Pute</b>	Cross dependence of ute	0.0
<b>Pvbm</b>	Cross dependence of vbm	0.0
<b>Pvbx</b>	Cross dependence of vbx	0.0
<b>Pvfb</b>	Cross dependence of vfb	0.0
<b>Pvfbcv</b>	Cross dependence of vfbcv	0.0
<b>Pvoff</b>	Cross dependence of voff	0.0
<b>Pvoffcv</b>	Cross dependence of voffcv	0.0
<b>Pvsat</b>	Cross dependence of vsat	0.0
<b>Pvth0</b>	Cross dependence of vth0	0.0
<b>Pw0</b>	Cross dependence of w0	0.0
<b>Pwr</b>	Cross dependence of wr	0.0
<b>Pxj</b>	Cross dependence of xj	0.0
<b>Pxt</b>	Cross dependence of xt	0.0

### BSIM3v3 MOSFET Model Netlist Examples

```
.model nenh nmos
```

## Nexxim Components Help

---

```
+Level=49 VERSION=3.22
+Tnom=27.0 capmod=3 paramchk=0 mobmod=1
+Nch=1e+16 Tox=5E-08 Xj=3.85E-08
+Lint=9.36e-8 Wint=0
+Vth0= .779 K1=1.04 K2= -3.83e-2 K3=50
+Dvt0= 2.812 Dvt1= 0.462 Dvt2=-9.17e-2
+Nlx= 3.52291E-08 W0= 1.163e-6
+K3b= 2.233
+Vsat= 86301.58 Ua= 6.47e-9 Ub= 4.23e-18 Uc=-4.706281E-11
+U0=400 wr=1
+A0= .3496967 Ags=.1 B0=0.546 B1= 1
+ Dwg = -6.0E-09 Dw b = -3.56E-09 Prwb = -.213
+Keta=-3.605872E-02 A1= 2.778747E-02 A2= .9
+Voff=-6.735529E-02 NFactor= 1.139926 Cit= 1.622527E-04
+cj=0.00042 mj=0.5 pb=1.0
+cjsw=9e-12 mjsw=0.33 pbsw=1.0
+cjswg=9e-12 mjswg=0.33 pbswg=1.0
+cgs1=5.0e-10 ckappa=0.6
+cgd1=3.6e-10
+cf=0.0 cgso=5.2e-10 cgdo=5.2e-10
+cgbo=4.0e-10
+Cdsc=2.4e-4
+Cdscb= 0 Dvt0w = 0 Dvt1w = 0 Dvt2w = 0
+Cdscd = 0 Prwg = 0
+d1c=9.36e-8 dwc=0.0
+Eta0= 1.0281729E-02 Etab=-5.042203E-03
+Dsub= .31871233
```



```

+Pclm= 1.114846 Pdiblc1= 2.45357E-03 Pdiblc2= 6.406289E-03
+Drout= .31871233 Pscbe1= 5000000 Pscbe2= 5E-09
+Pdiblc b = -.234
+Pvag= 0 delta=0.01
+Wl = 0 Ww =0 Wwl = 0
+Wln = 0 Wwn = .2613948 Ll =0.0
+Lw = 0 Lwl = 0 Lln = .316394
+Lwn = 0
+kt1=-.3 kt2=-.051
+At= 22400
+Ute=-1.48
+Ua1= 3.31E-10 Ub1= 2.61E-19 Uc1= -3.42e-10
+Kt1l=0 Prt=764.3
+xpart=0.2
+JS =1e-2 JSW=0
+VFBCV=-1 VFB=-1

```

## BSIM3v3.3 Model Equations

### 1. I-V Model Equations

#### 1.1 Threshold Voltage

$$\begin{aligned}
 V_{th} = & V_{th0ox} + K_{1ox} \cdot \sqrt{\Phi_s - V_{bseff}} - K_{2ox} V_{bseff} + K_{1ox} \left( \sqrt{1 + \frac{Nlx}{L_{eff}}} - ? \right) \sqrt{\Phi_s} \\
 & + (K_3 + K_{3b} V_{bseff}) \frac{T}{W_{eff} + W_0} \Phi_s \\
 & - D_{VT0w} \left( \exp\left(-D_{VT1w} \frac{W_{eff} L_{eff}}{2l_{tw}}\right) + 2 \exp\left(-D_{VT1w} \frac{W_{eff} L_{eff}}{l_{tw}}\right) \right) (V_{bi} - \Phi_s) \\
 & - D_{VT0} \left( \exp\left(-D_{VT1} \frac{L_{eff}}{2l_t}\right) + 2 \exp\left(-D_{VT1} \frac{L_{eff}}{l_t}\right) \right) (V_{bi} - \Phi_s) \\
 & - \left( \exp\left(-D_{sub} \frac{L_{eff}}{2l_{td}}\right) + 2 \exp\left(-D_{sub} \frac{L_{eff}}{l_{td}}\right) \right) (E_{tao} + E_{tab} V_{bseff}) V_{ds}
 \end{aligned}$$

$$V_{th0ox} = V_{th0} - (K_1 \cdot \sqrt{\Phi_s})$$

$$K_{1ox} = K_1 \cdot \frac{T_{ox}}{T_{oxm}}$$

$$K_{2ox} = K_2 \cdot \frac{T_{ox}}{T_{oxm}}$$

$$l_t = \sqrt{\epsilon_{si} X_{dep} / C_{ox}} \times (1 + D_{VT2} V_{bseff})$$

$$l_{tw} = \sqrt{\epsilon_{si} X_{dep} / C_{ox}} \times (1 + D_{VT2w} V_{bseff})$$

$$l_{to} = \sqrt{\epsilon_{si} X_{dep0} / C_{ox}} X_{dep} = \sqrt{\frac{2\epsilon_{si}(\Phi_s - V_{bseff})}{qN_{ch}}}$$

$$X_{dep0} = \sqrt{\frac{2\epsilon_{si}\Phi_s}{qN_{ch}}}$$

$$V_{bseff} = V_{bc} + 0.5[V_{bs} - V_{bc} - \delta_1 + \sqrt{(V_{bs} - V_{bc} - \delta_1)^2 - 4\delta_1 V_{bc}}]$$

$$\delta_1 = 0.001$$

$$V_{bc} = 0.9 \left( \Phi_s - \frac{K_1^2}{4K_2^2} \right)$$

$$V_{bi} = V_t \ln \left( \frac{N_{ch} N_{DS}}{n_i^2} \right)$$

### 1.2 Effective ( $V_{gs} - V_{th}$ )

$$V_{gseff} = \frac{2nv_t \ln \left[ 1 + \exp \left( \frac{V_{gs} - V_{th}}{2nv_t} \right) \right]}{1 + 2nC_{OX} \sqrt{\frac{2\Phi_s}{q\epsilon_{si}N_{ch}}} \times \exp \left( -\frac{V_{gs} - V_{th} - 2V_{off}}{2nv_t} \right)}$$

$$n = 1 + N_{factor} \frac{C_d}{C_{ox}} + \frac{(C_{dsc} + C_{dscd}V_{ds} + C_{dscb}V_{bseff}) \left( \exp \left( -D_{VT1} \frac{L_{eff}}{2l_t} \right) + 2 \exp \left( -D_{VT1} \frac{L_{eff}}{l_t} \right) \right)}{C_{ox}} + \frac{C_{it}}{C_{ox}}$$

$$C_d = \frac{\epsilon_{si}}{X_{dep}}$$

### 1.3 Mobility

For MOBMOD = 1:

$$\mu_{eff} = \frac{\mu_0}{1 + (U_a + U_c V_{bseff}) \left( \frac{V_{gseff} + 2V_{th}}{T_{OX}} \right) + U_b \left( \frac{V_{gseff} + 2V_{th}}{T_{OX}} \right)^2}$$

For MOBMOD = 2:

$$\mu_{eff} = \frac{\mu_0}{1 + (U_a + U_c V_{bseff}) \left( \frac{V_{gseff}}{T_{OX}} \right) + U_b \left( \frac{V_{gseff}}{T_{OX}} \right)^2}$$

For MOBMOD = 3:

$$\mu_{eff} = \frac{\mu_0}{1 + \left[ U_a \left( \frac{V_{gseff} + 2V_{th}}{T_{OX}} \right) + U_b \left( \frac{V_{gseff} + 2V_{th}}{T_{OX}} \right)^2 \right] (1 + U_c V_{bseff})}$$

#### 1.4 Drain Saturation Voltage

For  $R_{ds} > 0$  or  $\lambda \neq 1$ :

$$V_{dsat} = \frac{-b - \sqrt{b^2 - 4ac}}{2a}$$

$$a = A_{bulk}^2 W_{eff} v_{sat} C_{ox} R_{DS} + \left( \frac{1}{\lambda} - 1 \right) A_{bulk}$$

$$b = - \left( (V_{gseff} + 2V_t) \left( \frac{2}{\lambda} - 1 \right) + A_{bulk} E_{sat} L_{eff} + 3A_{bulk} (V_{gseff} + 2V_t) W_{eff} v_{sat} C_{ox} R_{DS} \right)$$

$$c = (V_{gseff} + 2V_t) E_{sat} L_{eff} + 2(V_{gseff} + 2V_t)^2 W_{eff} v_{sat} C_{ox} R_{DS}$$

$$\lambda = A_1 V_{gsteff} + A_2$$

For  $R_{ds} = 0$  and  $\lambda = 1$ :

$$V_{dsat} = \frac{E_{sat} L_{eff} (V_{gsteff} + 2V_t)}{A_{bulk} E_{sat} L_{eff} + (V_{gsteff} + 2V_t)}$$

$$A_{bulk} = \left( 1 + \frac{K_{lox}}{2\sqrt{\Phi_s - V_{bseff}}} \left( \frac{A_0 L_{eff}}{L_{eff} + 2\sqrt{K_p X_{dep}}} \left( 1 - A_{gs} V_{gsteff} \left( \frac{L_{eff}}{L_{eff} + 2\sqrt{K_p X_{dep}}} \right)^2 \right) + \frac{B_0}{W_{eff} + B_V} \right) \right) \cdot \frac{1}{1 + K_{eta} V_{bseff}}$$

$$E_{sat} = \frac{2V_{sat}}{\mu_{eff}}$$

### 1.5 Effective $V_{ds}$

$$V_{dseff} = V_{dsat} - 0.5(V_{dsat} - V_{ds} - \delta + \sqrt{(V_{dsat} - V_{ds} - \delta)^2 + 4\delta V_{dsat}})$$

### 1.6 Drain Current Expression

$$I_{ds} = \frac{I_{dso}(V_{dseff})}{1 + \frac{R_{ds} I_{dso}(V_{dseff})}{V_{dseff}}} \left( 1 + \frac{V_{ds} - V_{dseff}}{V_A} \right) \left( 1 + \frac{V_{ds} - V_{dseff}}{V_{ASCBE}} \right)$$

$$I_{dso} = \frac{W_{eff} \mu_{eff} C_{ox} V_{gsteff} \left( 1 - A_{bulk} \frac{V_{dseff}}{2V_{gsteff} + 2V_t} \right) V_{dseff}}{L_{eff} [1 + V_{dseff} / (E_{sat} L_{eff})]}$$

$$V_A = V_{Asat} + \left(1 + \frac{P_{vag} V_{gsteff}}{E_{sat} L_{eff}}\right) \left(\frac{1}{V_{ACLM}} + \frac{1}{V_{ADIBLC}}\right)^{-1}$$

$$V_{ACLM} = \frac{A_{bulk} E_{sat} L_{eff} + V_{gsteff}}{P_{CLM} A_{bulk} E_{sat} litl} (V_{ds} - V_{dseff})$$

$$V_{ADIBLC} = \frac{V_{gsteff} + 2v_t}{\theta_{rout} (1 + P_{DIBLCB} V_{bseff})} \left(1 - \frac{A_{bulk} V_{dsat}}{A_{bulk} V_{dsat} + V_{gsteff} + 2v_t}\right)$$

$$\theta_{rout} = P_{DIBLC1} \left[ \exp\left(-D_{ROUT} \frac{L_{eff}}{2l_{i0}}\right) + 2 \exp\left(-D_{ROUT} \frac{L_{eff}}{l_{i0}}\right) \right] + P_{DIBLC2}$$

$$\frac{1}{V_{ASCBE}} = \frac{P_{scbe2}}{L_{eff}} \exp\left(\frac{-P_{scbe1} litl}{V_{ds} - V_{dseff}}\right)$$

$$V_{Asat} = \frac{E_{sat} L_{eff} + V_{dsat} + 2R_{DS} V_{sat} C_{ox} W_{eff} V_{gsteff} \left[1 - \frac{A_{bulk} V_{dsat}}{2(V_{gsteff} + 2v_t)}\right]}{2/\lambda - 1 + R_{DS} V_{sat} C_{ox} W_{eff} A_{bulk}}$$

$$litl = \sqrt{\frac{\epsilon_{si} T_{ox} X_j}{\epsilon_{ox}}}$$

## 1.7 Substrate Current

$$I_{sub} = \frac{\alpha_0 + \alpha_1 \cdot L_{eff}}{L_{eff}} (V_{ds} - V_{dseff}) \exp\left(-\frac{\beta_0}{V_{ds} - V_{dseff}}\right) \frac{I_{ds0}}{1 + \frac{R_{ds} I_{ds0}}{V_{dseff}}} \left(1 + \frac{V_{ds} - V_{dseff}}{V_A}\right)$$

## 1.8 Polysilicon Depletion Effect

$$V_{poly} = 0.5 X_{poly} E_{poly} = \frac{q N_{gate} X_{poly}^2}{2 \epsilon_{si}}$$

$$\epsilon_{ox} E_{ox} = \epsilon_{si} E_{poly} = \sqrt{2q \epsilon_{si} N_{gate} V_{poly}}$$

$$V_{gs} - V_{FB} - \Phi_s = V_{poly} + V_{ox} a (V_{gs} - V_{FB} - \Phi_s - V_{poly})^2 - V_{poly} = 0$$

$$a = \frac{\epsilon_{ox}^2}{2q \epsilon_{si} N_{gate} T_{ox}^2}$$

$$V_{gseff} = V_{FB} + \Phi_s + \frac{q \epsilon_{si} N_{gate} T_{ox}^2}{\epsilon_{ox}^2} \left( \sqrt{1 + \frac{2 \epsilon_{ox}^2 (V_{gs} - V_{FB} - \Phi_s)}{q \epsilon_{si} N_{gate} T_{ox}^2}} - 1 \right)$$

## 1.9 Effective Channel Length and Width

$$L_{eff} = L_{drawn} - 2dL$$

$$W_{eff} = W_{drawn} - 2dW$$

$$W'_{eff} = W_{drawn} - 2dW'$$

$$dW = dW' + dW_g V_{gsteff} + dW'(\sqrt{\Phi_s - V_{bseff}} - \sqrt{\Phi_s})$$

$$dW' = W_{int} + \frac{W_l}{L^{Wln}} + \frac{W_w}{W^{Wwn}} + \frac{W_{wl}}{L^{Wln} W^{Wwn}}$$

$$dL = L_{int} + \frac{L_l}{L^{Lln}} + \frac{L_w}{W^{Lwn}} + \frac{L_{wl}}{L^{Lln} W^{Lwn}}$$

### 1.10 Source/Drain Resistance

$$R_{ds} = \frac{R_{dsw}(1 + P_{rwg} V_{gsteff} + P(\sqrt{\Phi_s - V_{bseff}} - \sqrt{\Phi_s}))}{(10^6 W'_{eff})^2 W_r}$$

### 1.11 Temperature Effects

$$V_{th(T)} = V_{th(Tnorm)} + (K_{T1} + K_{t1l}/L_{eff})(T/T_{norm} - 1)$$

$$\mu_o(T) = \mu_o(Tnorm) \left( \frac{T}{T_{norm}} \right)^{\mu_s}$$

$$V_{sat(T)} = V_{sat(Tnorm)} - A_T(T/T_{norm} - 1)$$



$$R_{dsw(T)} = R_{dsw(T_{norm})} + P_{r1}(T/T_{norm} - 1)$$

$$U_{a(T)} = U_{a(T_{norm})} + U_{a1}(T/T_{norm} - 1)$$

$$U_{b(T)} = U_{b(T_{norm})} + U_{b1}(T/T_{norm} - 1)$$

$$U_{c(T)} = U_{c(T_{norm})} + U_{c1}(T/T_{norm} - 1)$$

## 2. Capacitance Model Equations

### 2.1 Dimension Dependence

$$L_{active} = L_{drawn} - 2\delta L_{eff}$$

$$W_{active} = W_{drawn} - 2\delta W_{eff}$$

$$\delta L_{eff} = DLC + \frac{Llc}{L^{Lln}} + \frac{Lwc}{W^{Lwn}} + \frac{Lwlc}{L^{Lln}W^{Lwn}}$$

$$\delta W_{eff} = DWC + \frac{Wlc}{L^{Wln}} + \frac{Wwc}{W^{Wwn}} + \frac{Wwlc}{L^{Wln}W^{Wwn}}$$

## 2.2 Overlap Capacitance

### 2.2.1 Source Overlap Capacitance

2.2.1.1 For CAPMOD = 0:

$$\frac{Q_{overlap,s}}{W_{active}} = CGS0 \times V_{gs}$$

2.2.1.2 For CAPMOD = 1

2.2.1.2.1 For  $V_{gs} < 0$ :

$$\frac{Q_{overlap,s}}{W_{active}} = CGS0 \times V_{gs} + \frac{CKAPPA \cdot CGS1}{2} \left( -1 + \sqrt{1 - \frac{4V_{gs}}{CKAPPA}} \right)$$

2.2.1.2.2 For  $V_{gs} \geq 0$ :

$$\frac{Q_{overlap,s}}{W_{active}} = (CGS0 + CKAPPA + CGS1) \cdot V_{gs}$$

2.2.1.3 For CAPMOD = 2

$$\frac{Q_{overlap,s}}{W_{active}} = CGS0 \cdot V_{gs} + CGS1 \left( V_{gs} - V_{gs,overlap} - \frac{CKAPPA}{2} \left( -1 + \sqrt{1 - \frac{4V_{gs,overlap}}{CKAPPA}} \right) \right)$$

$$V_{gs,overlap} = 0.5(V_{gs} + \delta_1 - \sqrt{(V_{gs} + \delta_1)^2 + 4\delta_1}), \delta_1 = 0.02$$

2.2.2 Drain Overlap Capacitance

2.2.2.1 For CAPMOD = 0:

$$\frac{Q_{overlap,d}}{W_{active}} = CGD0 \times V_{gd}$$

2.2.2.2 For CAPMOD = 1

2.2.2.2.1 If  $V_{gd} < 0$ :

$$\frac{Q_{overlap,d}}{W_{active}} = CGD0 \times V_{gd} + \frac{CKAPPA \cdot CGD1}{2} \left( -1 + \sqrt{1 - \frac{4V_{gd}}{CKAPPA}} \right)$$

2.2.2.2.2 If  $V_{gd} \geq 0$ :

$$\frac{Q_{overlap,d}}{W_{active}} = (CGD0 + CKAPPA + CGD1) \cdot V_{gd}$$

2.2.2.3 For CAPMOD = 2:

$$\frac{Q_{overlap,d}}{W_{active}} = CGD0 \cdot V_{gd} + CGD1 \left( V_{gd} - V_{gd,overlap} - \frac{CKAPPA}{2} \left( -1 + \sqrt{1 - \frac{4V_{gd,overlap}}{CKAPPA}} \right) \right)$$

$$V_{gd,overlap} = 0.5(V_{gd} + \delta_1 - \sqrt{(V_{gd} + \delta_1)^2 + 4\delta_1}), \delta_1 = 0.02$$

2.2.3 Gate Overlap Charge

$$Q_{overlap,g} = -(Q_{overlap,s} + Q_{overlap,d})$$

**2.3 Intrinsic Charges:**

2.3.1 For CAPMOD = 0

2.3.1.1 Accumulation Region ( $V_{gs} < V_{fbcv} + V_{bs}$ )

$$Q_g = W_{active} L_{active} C_{ox} (V_{gs} - V_{bs} - V_{fbcv})$$

$$Q_{sub} = -Q_g$$

$$Q_{inv} = 0$$

### 2.3.1.2 Subthreshold Region ( $V_{gs} < V_{th}$ )

$$Q_{sub0} = -W_{active}L_{active}C_{ox} \cdot \frac{K_{1ox}^2}{2} \left( -1 + \sqrt{1 + \frac{4(V_{gs} - V_{fbcv} - V_{bs})}{K_{1ox}^2}} \right)$$

$$Q_g = -Q_b$$

$$Q_{inv} = 0$$

### 2.3.1.3 Strong Inversion Region ( $V_{gs} > V_{th}$ )

$$V_{dsat,cv} = \frac{V_{gs} - V_{th}}{A'_{bulk}} = A_{bulk0} \left( 1 + \left( \frac{CLC}{L_{eff}} \right)^{CLE} \right)$$

$$A_{bulk0} = \left( 1 + \frac{K_{1ox}}{2\sqrt{\Phi_s - V_{bseff}}} \left( \frac{A_0 L_{eff}}{L_{eff} + 2\sqrt{X_j X_{dep}}} + \frac{B_0}{W_{eff} + B_1} \right) \right) \cdot \frac{1}{1 + Keta V_{bseff}}$$

$$V_{th} = V_{fbcv} + \Phi_s + K_{1ox} \sqrt{\Phi_s - V_{bseff}}$$

#### 2.3.1.3.1 50/50 Charge Partition

##### 2.3.1.3.1.1 If $V_{ds} < V_{dsat}$

$$Q_g = C_{ox} W_{active} L_{active} \left( V_{gs} - V_{fbcv} - \Phi_s - \frac{V_{ds}}{2} + \frac{A'_{bulk} V_{ds}^2}{12 \left( V_{gs} - V_{th} - \frac{A'_{bulk} V_{ds}}{2} \right)} \right)$$

$$Q_{inv} = -C_{ox}W_{active}L_{active} \left( V_{gs} - V_{th} - \Phi_s - \frac{A'_{bulk}V_{ds}}{2} + \frac{A'^2_{bulk}V_{ds}^2}{12 \left( V_{gs} - V_{th} - \frac{A'_{bulk}V_{ds}}{2} \right)} \right)$$

$$Q_b = C_{ox}W_{active}L_{active} \left( V_{fb} - V_{th} + \Phi_s - \frac{(1 + A'_{bulk})V_{ds}}{2} + \frac{(1 + A'_{bulk})A'_{bulk}V_{ds}^2}{12 \left( V_{gs} - V_{th} - \frac{A'_{bulk}V_{ds}}{2} \right)} \right)$$

$$Q_s = Q_d = 0.5Q_{inv} = \frac{-C_{ox}W_{active}L_{active}}{2} \left( V_{gs} - V_{th} - \Phi_s - \frac{A'_{bulk}V_{ds}}{2} + \frac{A'^2_{bulk}V_{ds}^2}{12 \left( V_{gs} - V_{th} - \frac{A'_{bulk}V_{ds}}{2} \right)} \right)$$

2.3.1.3.1.2 Else ( $V_{ds} \geq V_{dsat}$ )

$$Q_g = W_{active}L_{active}C_{ox} \left( V_{gs} - V_{fb} - \Phi_s - \frac{V_{dsat}}{3} \right)$$

$$Q_s = Q_d = \frac{W_{active}L_{active}C_{ox}(V_{gs} - V_{th})}{3}$$

$$Q_b = -W_{active}L_{active}C_{ox} \left( V_{fb} + \Phi_s - V_{th} + \frac{(1 - A'_{bulk})V_{dsat}}{3} \right)$$

2.3.1.3.2 Strong Inversion Region ( $V_{gs} > V_{th}$ ): 40/60 Charge Partition2.3.1.3.2.1 If  $V_{ds} < V_{dsat}$ 

$$Q_g = C_{ox} W_{active} L_{active} \left( V_{gs} - V_{fb} - \Phi_s - \frac{V_{ds}}{2} + \frac{A'_{bulk} V_{ds}^2}{12 \left( V_{gs} - V_{th} - \frac{A'_{bulk} V_{ds}}{2} \right)} \right)$$

$$Q_{inv} = -C_{ox} W_{active} L_{active} \left( V_{gs} - V_{th} - \frac{A'_{bulk} V_{ds}}{2} + \frac{A'^2_{bulk} V_{ds}^2}{12 \left( V_{gs} - V_{th} - \frac{A'_{bulk} V_{ds}}{2} \right)} \right)$$

$$Q_b = C_{ox} W_{active} L_{active} \left( V_{fb} - V_{th} + \Phi_s + \frac{(1 + A'_{bulk}) V_{ds}}{2} - \frac{(1 - A'_{bulk}) A'_{bulk} V_{ds}^2}{12 \left( V_{gs} - V_{th} - \frac{A'_{bulk} V_{ds}}{2} \right)} \right)$$

$$Q_d = -WLC \left[ \frac{V_{gs} - V_{th}}{2} - \frac{A'_{bulk} V_{ds}}{2} + \frac{AV \left[ \frac{(V_{gs} - V_{th})^2}{6} - \frac{A'_{bulk} V_{ds} (V_{gs} - V_{th})}{8} + \frac{(A'_{bulk} V_{ds})^2}{40} \right]}{\left( V_{gs} - V_{th} - \frac{A'_{bulk} V_{ds}}{2} \right)^2} \right]$$

$$Q_s = -(Q_g + Q_b + Q_d)$$

2.3.1.3.2.2 Else ( $V_{ds} \geq V_{dsat}$ )

$$Q_g = W_{active} L_{active} C_{ox} \left( V_{gs} - V_{fb} - \Phi_s - \frac{V_{dsat}}{3} \right)$$

$$Q_d = \frac{4W_{active}L_{active}C_{ox}(V_{gs} - V_{th})}{15}$$

$$Q_s = -(Q_g + Q_b + Q_d)$$

$$Q_b = -W_{active}L_{active}C_{ox}\left(V_{fb} + \Phi_s - V_{th} + \frac{(1 - A'_{bulk})V_{dsat}}{3}\right)$$

### 2.3.1.3.3 Strong Inversion Region ( $V_{gs} > V_{th}$ ): 0/100 Charge Partition

#### 2.3.1.3.3.1 If $V_{ds} < V_{dsat}$

$$Q_g = C_{ox}W_{active}L_{active}\left(V_{gs} - V_{fb} - \Phi_s - \frac{V_{ds}}{2} + \frac{A'_{bulk}V_{ds}^2}{12\left(V_{gs} - V_{th} - \frac{A'_{bulk}V_{ds}}{2}\right)}\right)$$

$$Q_{inv} = -C_{ox}W_{active}L_{active}\left(V_{gs} - V_{th} - \frac{A'_{bulk}V_{ds}}{2} + \frac{A'^2_{bulk}V_{ds}^2}{12\left(V_{gs} - V_{th} - \frac{A'_{bulk}V_{ds}}{2}\right)}\right)$$

$$Q_b = C_{ox}W_{active}L_{active}\left(V_{fb} - V_{th} + \Phi_s + \frac{(1 + A'_{bulk})V_{ds}}{2} - \frac{(1 - A'_{bulk})A'_{bulk}V_{ds}^2}{12\left(V_{gs} - V_{th} - \frac{A'_{bulk}V_{ds}}{2}\right)}\right)$$

$$Q_d = -C_{ox} W_{active} L_{active} \left( \frac{V_{gs} - V_{th} - \Phi_s}{2} - \frac{A'_{bulk} V_{ds}}{4} + \frac{A'^2_{bulk} V_{ds}^2}{24 \left( V_{gs} - V_{th} - \frac{A'_{bulk} V_{ds}}{2} \right)} \right)$$

$$Q_s = -(Q_g + Q_b + Q_d)$$

2.3.1.3.3.2 Else ( $V_{ds} \geq V_{dsat}$ )

$$Q_g = W_{active} L_{active} C_{ox} \left( V_{gs} - V_{fb} - \Phi_s - \frac{V_{dsat}}{3} \right)$$

$$Q_b = -W_{active} L_{active} C_{ox} \left( V_{fb} + \Phi_s - V_{th} + \frac{(1 - A'_{bulk}) V_{dsat}}{3} \right)$$

$$Q_s = -(Q_g + Q_b)$$

$$Q_d = 0$$

2.3.2 CAPMOD = 1

2.3.2.1 Flatband Voltage

$$V_{fb} = V_{th} - \Phi_s - K_{1ox} \sqrt{\Phi_s - V_{bseff}}$$

**Note:**

The bias dependencies given for the threshold voltage  $V_{th}$  in the I-V Model Equations section are not considered in calculating the flatband voltage  $V_{fb}$  for CAPMOD=1.

2.3.2.2 If ( $V_{gs} < V_{fb} + V_{bs} + V_{gsteffcv}$ )

$$Q_{g1} = W_{active} L_{active} C_{ox} (V_{gs} - V_{fb} - V_{bs} - V_{gsteffcv})$$

2.3.2.3 If ( $V_{gs} \geq V_{fb} + V_{bs} + V_{gsteffcv}$ )



$$Q_{g1} = W_{active} L_{active} C_{ox} \cdot \frac{K_{1ox}^2}{2} \left( -1 + \sqrt{1 + \frac{4(V_{gs} - V_{fb} - V_{gsteff,CV} - V_{bseff})^2}{K_{1ox}^2}} \right)$$

$$Q_{b1} = -Q_{g1}$$

$$V_{dsat,cv} = \frac{V_{gsteff,cv}}{A'_{bulk}}$$

$$A'_{bulk} = A_{bulk0} \left( 1 + \left( \frac{CLC}{L_{eff}} \right)^{CLE} \right)$$

$$A_{bulk0} = \left( 1 + \frac{K_{1ox}}{2\sqrt{\Phi_s - V_{bseff}}} \left( \frac{A_0 L_{eff}}{L_{eff} + 2\sqrt{X_j X_{dep}}} + \frac{B_0}{W_{eff} + B_1} \right) \right) \cdot \frac{1}{1 + K_{eta} V_{bseff}}$$

$$V_{gsteff,cv} = noff \cdot n v_t \ln \left( 1 + \exp \left( \frac{V_{gs} - V_{th} - v_{off,cv}}{noff \cdot n v_t} \right) \right)$$

2.3.2.4 If ( $V_{ds} \leq V_{dsat}$ )

$$Q_g = Q_{g1} + C_{ox} W_{active} L_{active} \left( V_{gsteff,cv} - \frac{V_{ds}}{2} + \frac{A'_{bulk} V_{ds}^2}{12 \left( V_{gsteff,cv} - V_{th} - \frac{A'_{bulk} V_{ds}}{2} \right)} \right)$$

$$Q_b = Q_{b1} + C_{ox} W_{active} L_{active} \left( - \left( \frac{(1 - A'_{bulk}) V_{ds}}{2} - \frac{(1 - A'_{bulk}) A'_{bulk} V_{ds}^2}{12 \left( V_{gsteff,cv} - V_{th} - \frac{A'_{bulk} V_{ds}}{2} \right)} \right) \right)$$

## 2.3.2.4.1 50/50 Channel-charge Partition

$$Q_s = Q_d = - \frac{W_{active} L_{active} C_{ox}}{2} \left( V_{gsteff,cv} - \frac{A'_{bulk} V_{ds}}{2} + \frac{(A'_{bulk} V_{ds})^2}{12 \left( V_{gsteff,cv} - \frac{A'_{bulk} V_{ds}}{2} \right)} \right)$$

## 2.3.2.4.2 40/60 Channel-charge Partition

$$Q_s = \frac{W_{active} L_{active} C_{ox}}{2 \left( V_{gsteff,cv} - \frac{A'_{bulk} V_{ds}}{2} \right)^2} \left( V_{gsteff,cv}^3 - \frac{4V_{gsteff,cv}^2 (A'_{bulk} V_{ds})}{3} + \frac{2V_{gsteff,cv} (A'_{bulk} V_{ds})^2}{3} - \frac{2(A'_{bulk} V_{ds})^3}{15} \right)$$

$$Q_d = -(Q_g + Q_b + Q_s)$$

## 2.3.2.4.3 0/100 Channel-charge Partition

$$Q_s = -W_{active} L_{active} C_{ox} \left( \frac{V_{gsteff,cv}}{2} + \frac{A'_{bulk} V_{ds}}{4} - \frac{(A'_{bulk} V_{ds})^2}{24 \left( V_{gsteff,cv} - \frac{A'_{bulk} V_{ds}}{2} \right)} \right)$$

$$Q_d = -(Q_g + Q_b + Q_s)$$

2.3.2.5 If ( $V_{ds} > V_{dsat}$ )

$$Q_g = Q_{g1} + W_{active} L_{active} C_{ox} \left( V_{gsteff,cv} - \frac{V_{dsat}}{3} \right)$$

$$Q_b = Q_{b1} + (-W_{active})L_{active}C_{ox}\left(\frac{V_{gsteffcv} - V_{dsat}}{3}\right)$$

### 2.3.2.5.1 50/50 Channel-charge Partition

$$Q_s = Q_d = -\frac{W_{active}L_{active}C_{ox}}{3}V_{gsteffcv}$$

### 2.3.2.5.1 40/60 Channel-charge Partition

$$Q_s = -\frac{2W_{active}L_{active}C_{ox}}{5}V_{gsteffcv}$$

$$Q_d = -(Q_g + Q_b + Q_s)$$

### 2.3.2.5.1 0/100 Channel-charge Partition

$$Q_s = -\frac{2W_{active}L_{active}C_{ox}}{3}V_{gsteffcv}$$

$$Q_d = -(Q_g + Q_b + Q_s)$$

### 2.3.3 CAPMOD = 2

$$V_{fb} = V_{th} - \Phi_s - K_{1ox}\sqrt{\Phi_s - V_{bseff}}$$

#### Note:

The bias dependencies given for the threshold voltage  $V_{th}$  in the I-V Model Equations section are not considered in calculating the flatband voltage  $V_{fb}$  for CAPMOD=2.

$$Q_g = -(Q_{inv} + Q_{acc} + Q_{sub0} + \delta Q_{sub})$$

$$Q_b = Q_{acc} + Q_{sub0} + \delta Q_{sub}$$

$$Q_{inv} = Q_s + Q_d$$

$$V_{FB_{eff}} = V_{fb} - 0.5(V_3 + \sqrt{V_3^2 + 4\delta_3 V_{fb}})$$

$$V_3 = V_{fb} - V_{gb} - \delta_3, \delta_3 = 0.02$$

$$Q_{acc} = -W_{active} L_{active} C_{ox} (V_{FB_{eff}} - V_{fb})$$

$$Q_{sub0} = -W_{active} L_{active} C_{ox} \cdot \frac{K_{1ox}^2}{2} \left( -1 + \sqrt{1 + \frac{4(V_{gs} - V_{FB_{eff}} - V_{gsteff,cv} - V_{bseff})^2}{K_{1ox}^2}} \right)$$

$$V_{dsat,cv} = \frac{V_{gsteff,cv} A'_{bulk}}{A_{bulk}} = A_{bulk0} \left( 1 + \left( \frac{CLC}{L_{active}} \right)^{CLF} \right)$$

$$A_{bulk0} = \left( 1 + \frac{K_{1ox}}{2\sqrt{\Phi_s - V_{bseff}}} \left( \frac{A_0 L_{eff}}{L_{eff} + 2\sqrt{X_j X_{dep}}} + \frac{B_0}{W_{eff} + B_1} \right) \right) \cdot \frac{1}{1 + Keta V_{bseff}}$$

$$V_{gsteff,cv} = noff \cdot n v_t \ln \left( 1 + \exp \left( \frac{V_{gs} - V_{th} - voffcv}{noff \cdot n v_t} \right) \right)$$

$$V_{FB_{eff}} = V_{dsat,cv} - 0.5(V_4 + \sqrt{V_4^2 + 4\delta_4 V_{dsat,cv}})$$

$$V_4 = V_{dsat,cv} - V_{ds} - \delta_4, \delta_4 = 0.02$$

$$Q_{inv} = -W_{active}L_{active}C_{ox} \left( V_{gsteffcv} - \frac{A'_{bulk}V_{cveff}}{2} + \frac{(A'_{bulk}V_{cveff})^2}{12 \left( V_{gsteffcv} - \frac{A'_{bulk}V_{cveff}}{2} \right)} \right)$$

$$\delta Q_{sub} = C_{ox}W_{active}L_{active} \left( \frac{1 - A'_{bulk}V_{cveff}}{2} - \frac{(1 - A'_{bulk})A'_{bulk}V_{cveff}^2}{12 \left( V_{gsteffcv} - V_{th} - \frac{A'_{bulk}V_{cveff}}{2} \right)} \right)$$

### 2.3.3.1 50/50 Charge Partition

$$Q_s = Q_d = 0.5Q_{inv} = -\frac{W_{active}L_{active}C_{ox}}{2} \left( V_{gsteffcv} - \frac{A'_{bulk}V_{cveff}}{2} + \frac{(A'_{bulk}V_{cveff})^2}{12 \left( V_{gsteffcv} - \frac{A'_{bulk}V_{cveff}}{2} \right)} \right)$$

### 2.3.3.2 40/60 Channel Partition

$$Q_s = \frac{W_{active}L_{active}C_{ox}}{2 \left( V_{gsteffcv} - \frac{A'_{bulk}V_{cveff}}{2} \right)} \left( V_{gsteffcv}^3 - \frac{4V_{gsteffcv}^2(A'_{bulk}V_{cveff})}{3} + \frac{2V_{gsteffcv}(A'_{bulk}V_{cveff})^2}{3} - \frac{2(A'_{bulk}V_{cveff})^3}{15} \right)$$

$$Q_d = \frac{W_{active}L_{active}C_{ox}}{2 \left( V_{gsteffcv} - \frac{A'_{bulk}V_{cveff}}{2} \right)} \left( V_{gsteffcv}^3 - \frac{5V_{gsteffcv}^2(A'_{bulk}V_{cveff})}{3} + V_{gsteffcv}(A'_{bulk}V_{cveff})^2 - \frac{(A'_{bulk}V_{cveff})^3}{5} \right)$$

### 2.3.3.3 0/100 Channel Partition

$$Q_s = -W_{active}L_{active}C_{ox} \left( \frac{V_{gsteffcv}}{2} - \frac{A'_{bulk}V_{cveff}}{4} + \frac{(A'_{bulk}V_{cveff})^2}{24 \left( V_{gsteffcv} - \frac{A'_{bulk}V_{cveff}}{2} \right)} \right)$$

$$Q_d = -W_{active}L_{active}C_{ox} \left( \frac{V_{gsteffcv}}{2} - \frac{3A'_{bulk}V_{cveff}}{2} + \frac{(A'_{bulk}V_{cveff})^2}{8 \left( V_{gsteffcv} - \frac{A'_{bulk}V_{cveff}}{2} \right)} \right)$$

### 2.3.4 CAPMOD = 3 (Charge-Thickness Model)

$$V_{fb} = V_{th} - \Phi_s - K_{1ox} \sqrt{\Phi_s - V_{bseff}}$$

#### Note:

The bias dependencies given for the threshold voltage  $V_{th}$  in the I-V Model Equations section are not considered in calculating the flatband voltage  $V_{fb}$  for CAPMOD=3.

$$Q_{acc} = WLC_{oxeff} \cdot V_{gbacc}$$

$$\delta_3 = 0.02$$

$$V_{gbacc} = \frac{V_0 + \sqrt{V_0^2 + 4\delta_3 V_{fb}}}{2}$$

$$V_0 = V_{fb} + V_{fbeff} - V_{gs} - \delta_3$$

$$V_{FB\text{eff}} = V_{fb} - \frac{V_3 + \sqrt{V_3^2 + 4\delta_3 V_{fb}}}{2}$$

$$V_3 = V_{fb} + V_{bseff} - V_{gs} - \delta_3$$

$$C_{ox\text{eff}} = \frac{C_{ox} C_{cen}}{C_{ox} + C_{cen}} = \frac{\epsilon_{si}}{X_{DC}}$$

$$\Phi_\delta = \Phi_s - 2\Phi_B = \text{vln} \left( \frac{V_{gsteffcv} \cdot (V_{gsteffcv} + 2K_{1ox} \sqrt{2\Phi_B})}{\text{moin} \cdot K_{1ox}^2 v_t} \right)$$

$$Q_{sub0} = \frac{WLC_{ox\text{eff}}K_{1ox}^2}{2} \cdot \left[ -1 + \sqrt{1 + \frac{4(V_{gs} - V_{FB\text{eff}} - V_{bseffs} - V_{gsteffcv})}{K_{1ox}^2}} \right]$$

$$V_{cveff} = V_{dsat} - \frac{V_1 + \sqrt{V_1^2 + 4\delta_3 V_{dsat}}}{2}$$

$$V_1 = V_{dsat} - V_{ds} - \delta_3$$

$$V_{dsat} = \frac{V_{gsteffcv} - \Phi_\delta}{A'_{bulk}}$$

$$Q_{inv} = -WLC_{oxeff} \left( V_{gsteffcv} - \Phi_{\delta} - \frac{A'_{bulk} V_{cveff}}{2} + \frac{(A'_{bulk} V_{cveff})^2}{12 \left( V_{gsteffcv} - \Phi_{\delta} - \frac{A'_{bulk} V_{cveff}}{2} \right)} \right)$$

$$\delta Q_{sub} = WLC_{oxeff} \left( \frac{1 - A'_{bulk} V_{cveff}}{2} - \frac{(1 - A'_{bulk})(A'_{bulk} V_{cveff})^2}{12 \left( V_{gsteffcv} - \Phi_{\delta} - \frac{A'_{bulk} V_{cveff}}{2} \right)} \right)$$

### 2.3.4.1 50/50 Charge Partition

$$Q_S = Q_D = \frac{Q_{inv}}{2} = -\frac{WLC_{oxeff}}{2} \left( V_{gsteffcv} - \Phi_{\delta} - \frac{A'_{bulk} V_{cveff}}{2} + \frac{(A'_{bulk} V_{cveff})^2}{12 \left( V_{gsteffcv} - \Phi_{\delta} - \frac{A'_{bulk} V_{cveff}}{2} \right)} \right)$$

### 2.3.4.2 40/60 Charge Partition

$$Q_S = \frac{WLC_{oxeff}}{2 \left( V_{gsteffcv} - \Phi_{\delta} - \frac{A'_{bulk} V_{cveff}}{2} \right)^2} \left[ \left( V_{gsteffcv} - \Phi_{\delta} \right)^3 - \frac{4 \left( V_{gsteffcv} - \Phi_{\delta} \right)^2 (A'_{bulk} V_{cveff})}{3} + \frac{2 \left( V_{gsteffcv} - \Phi_{\delta} \right) (A'_{bulk} V_{cveff})^2}{3} - \frac{2 (A'_{bulk} V_{cveff})^3}{15} \right]$$

$$Q_S = \frac{WLC_{oxeff}}{2 \left( V_{gsteffcv} - \Phi_{\delta} - \frac{A'_{bulk} V_{cveff}}{2} \right)^2} \left[ \left( V_{gsteffcv} - \Phi_{\delta} \right)^3 - \frac{5 \left( V_{gsteffcv} - \Phi_{\delta} \right)^2 (A'_{bulk} V_{cveff})}{3} + \left( V_{gsteffcv} - \Phi_{\delta} \right) (A'_{bulk} V_{cveff})^2 - \frac{(A'_{bulk} V_{cveff})^3}{5} \right]$$




## 2.3.4.3 0/100 Charge Partition

$$Q_S = -\frac{WLC_{oxeff}}{2} \left( V_{gsteffcv} - \Phi_{\delta} - \frac{A'_{bulk} V_{cveff}}{2} + \frac{(A'_{bulk} V_{cveff})^2}{12 \left( V_{gsteffcv} - \Phi_{\delta} - \frac{A'_{bulk} V_{cveff}}{2} \right)} \right)$$

$$Q_S = -\frac{WLC_{oxeff}}{2} \left( V_{gsteffcv} - \Phi_{\delta} - \frac{3A'_{bulk} V_{cveff}}{2} + \frac{(A'_{bulk} V_{cveff})^2}{4 \left( V_{gsteffcv} - \Phi_{\delta} - \frac{A'_{bulk} V_{cveff}}{2} \right)} \right)$$

## MOSFET Instance, Philips MOS903 Geometrical Model (Level 50)



### Philips MOS903 Geometrical MOSFET Instance Netlist Syntax

The syntax for a Level 50 Philips MOS903 MOSFET instance is:

```
Mxxxx nd ng ns [nb] modelname [L=length] [W=width]
[DTEMP=val] [DTA=val] [MULT=val]
```

*nd* is the drain node, *ng* is the gate node, *ns* is the source node, and *nb* is the bulk or substrate node of the MOSFET. *modelname* is the name of a Level 50 MOSFET model defined in a .MODEL statement elsewhere in the netlist.

When the option WL is in effect (on the .OPTION statement), the syntax becomes:

```
Mxxxx nd ng ns [nb] modelname [width] [length]
[DTEMP=val] [DTA=val] [MULT=val]
```

**Table 57: Level 50 MOSFET Instance Parameters**

Instance Parameter	Description	Unit	Default
<b>DTA</b>	Temperature offset of the device with respect to $T_A$	°C	0.0
<b>DTEMP</b>	Difference between circuit and MOSFET temperature	°C	0.0
<b>L</b>	Drawn channel length in the layout of the actual transistor	Meter	1.5e-6
<b>MULT</b>	Number of devices in parallel	None	1.0
<b>W</b>	Drawn channel width in the layout of the actual transistor	Meter	20.0e-6

### Philips MOS903 MOSFET Instance Netlist Example

```
M17 5 3 0 0 MNXM17 L=2.5E-007 W=1E-006
```

## Philips MOS9 Geometrical MOSFET Model (Level 50)

### Philips MOS903 MOSFET Model Netlist Syntax

The syntax for a Level 50 Philips MOS9 Geometrical MOSFET model is:

```
.MODELmodelname NMOS LEVEL=50 [parameter=val] ...
```

or

```
.MODELmodelname PMOS LEVEL=50 [parameter=val] ...
```

*modelname* is the name used by MOSFET instances to refer to this .MODEL statement. The **LEVEL=50** entry selects the Philips MOS903 MOSFET model.

**Table 58: Level 50 MOSFET Model Parameters**

Model	Description	Unit	Default
-------	-------------	------	---------

Parameter			
<b>LEVEL</b>	50 is required to select the Philips MOS9 MOSFET model	None	1 (default if LEVEL parameter is omitted)
<b>VERSION</b>	903 selects the Philips MOSFET 903 Model	None	903
<b>A1R</b>	Weak-avalanche current factor for the reference transistor at the reference temperature	None	NMOS: 6.0 PMOS: 10.0
<b>A2R</b>	Weak-avalanche current exponent for the reference transistor	Volt	NMOS: 38.0 PMOS: 59.0
<b>A3R</b>	Factor of drain-source voltage above which above which weak-avalanche occurs, for the reference transistor	None	NMOS: 0.65 PMOS: 0.52
<b>ALPR</b>	Channel length modulation factor for the reference transistor	None	NMOS: 0.003 PMOS: 0.044
<b>BETSQ</b>	Gain factor of infinite square transistor at the reference temperature	Amp/Volt <sup>2</sup>	NMOS: 83.0e-6 PMOS: 26.1e-6
<b>COL</b>	Gate overlap capacitance per unit channel width	Farad/Meter	0.320e-9
<b>ETAALP</b>	Exponent of length dependence of $\alpha$	None	NMOS: 0.15 PMOS: 0.17
<b>ETABET</b>	Exponent of the temperature dependence of the gain factor	None	1.6
<b>ETADSR</b>	Exponent of the VDS dependence of $\gamma_1$ for the reference transistor	None	0.6
<b>ETAGAMR</b>	Exponent of back-bias dependence of $\gamma_0$ for the reference transistor	None	NMOS: 2.0 PMOS: 1.0
<b>ETAMR</b>	Exponent of back-bias dependence of M for the reference transistor	None	NMOS: 2.0 PMOS: 1.0
<b>ETAZET</b>	Exponent of length dependence of $\zeta_1$	None	NMOS: 0.17 PMOS: 0.03

<b>FBET1</b>	Relative mobility decrease due to first profile	None	0.0
<b>FBET2</b>	Relative mobility decrease due to second profile	None	0.0
<b>FTHE1</b>	Coefficient describing the width dependence of $\Theta_1$ for $W < W_{DOG}$	None	0.0
<b>GAM1R</b>	Drain-induced threshold shift for high gate drive	None	NMOS: 0.145 PMOS: 0.077
<b>GAM0OR</b>	Drain-induced threshold shift coefficient for large gate drive for the reference transistor	Volt <sup>**</sup> (1- $\eta_{DS}$ )	NMOS: 0.018 PMOS: 0.007
<b>GTHE1</b>	Selector for $\Theta_1$ scaling rule 0 = old, 1=new	None	0.0
<b>KOR</b>	Low-back-bias body factor for the reference transistor	Volt <sup>1/2</sup>	NMOS: 0.65 PMOS: 0.470
<b>KR</b>	High-back-bias body factor for the reference transistor	Volt <sup>1/2</sup>	NMOS: 0.11 PMOS: 0.470
<b>LAP</b>	Effective channel length reduction per side due to the lateral diffusion of the source/drain dopant ions	Meter	NMOS: 0.100e-6 PMOS: 0.025e-6
<b>LER</b>	Effective channel length of the reference transistor	Meter	NMOS: 1.1e-6 PMOS: 1.25e-6
<b>LP1</b>	Characteristic length of first profile	Meter	1.0e-6
<b>LP2</b>	Characteristic length of second profile	Meter	1.0e-8
<b>LVAR</b>	Difference between the actual and the programmed polysilicon gate length	Meter	NMOS: -0.22e-6 PMOS: -0.460e-6
<b>MOR</b>	Subthreshold slope factor for the reference transistor at the reference temperature	None	NMOS: 0.5 PMOS: 0.375
<b>NFAR</b>	1st flicker noise coefficient of the reference transistor (NFMOD=1)	1/Volt-Meter <sup>4</sup>	NMOS: 7.15e+22 PMOS: 1.53e+22

<b>NFBR</b>	2nd flicker noise coefficient of the reference transistor (NFMOD=1)	1/Volt-Meter <sup>2</sup>	NMOS: 2.16e+7 PMOS: 4.06e+6
<b>NFCR</b>	3rd flicker noise coefficient of the reference transistor (NFMOD=1)	1/Volt	NMOS: 0.0 PMOS: 2.92e-10
<b>NFMOD</b>	Flicker noise switch 0 selects old flicker noise model 1 selects new flicker noise model	None	0.0
<b>NFR</b>	Flicker noise coefficient of the reference transistor (NFMOD=0)	Volt <sup>2</sup>	NMOS: 0.7e-10 PMOS: 0.214e-10
<b>NTR</b>	Thermal noise coefficient for the reference transistor	Joule	NMOS: 0.244e-19 PMOS: 0.211e-19
<b>PHIBR</b>	Strong inversion surface potential for the reference transistor at the reference temperature	Volt	0.65
<b>SL2GAMOO</b>	2nd coefficient of the length dependence of $\gamma_{00}$	None	0.0
<b>SL2K</b>	2nd coefficient of the length dependence of K	Volt <sup>1/2</sup> -Meter <sup>2</sup>	0.0
<b>SL2KO</b>	2nd coefficient of the length dependence of K0	Volt <sup>1/2</sup> -Meter <sup>2</sup>	0.0
<b>SL2VTO</b>	2nd length coefficient of the dependence of $V_{T0}$	Volt-Meter <sup>2</sup>	0.0
<b>SL3VTO</b>	3rd coefficient of the length dependence of $V_{T0}$	Volt	0.0
<b>SLA1</b>	Length coefficient of the dependence of $a_1$	Meter	NMOS: 1.3e-6 PMOS: -15.0e-6
<b>SLA2</b>	Length coefficient of the dependence of $a_2$	Volt-Meter	NMOS: 1.0e-6 PMOS: -8.0e-6
<b>SLA3</b>	Length coefficient of the dependence of $a_3$	Meter	NMOS: -

			0.550e-6 PMOS: - 0.450e-6
<b>SLALP</b>	Coefficient of length dependence of $\alpha$	Meter <sup>**</sup> ( $\eta_\alpha$ )	NMOS: -5.65e-3 PMOS: 9.0e-3
<b>SLGAM1</b>	Coefficient of the length dependence of $\gamma_1$	None	NMOS: 0.160e-6 PMOS: 0.105e-6
<b>SLGAMOO</b>	Coefficient of the length dependence of $\gamma_{00}$	Meter <sup>2</sup>	NMOS: 20.0e-15 PMOS: 11.0e-15
<b>SLK</b>	Coefficient of the length dependence of K	Volt <sup>1/2</sup> -Meter	NMOS: - 0.280e-6 PMOS: - 0.200e-6
<b>SLKO</b>	Coefficient of the length dependence of $K_0$	Volt <sup>1/2</sup> -Meter	NMOS: - 0.130e-6 PMOS: - 0.200e-6
<b>SLMO</b>	Coefficient of the length dependence of $M_0$	Meter <sup>1/2</sup>	NMOS: 0.280e-3 PMOS: 0.047e-3
<b>SLTHE1R</b>	Coefficient of the length dependence of $\Theta_1$ at the reference temperature	Meter/Volt	NMOS: 0.140e-6 PMOS: 0.070e-6
<b>SLTHE2R</b>	Coefficient of the length dependence of $\Theta_2$ at the reference temperature	Meter/Volt <sup>1/2</sup>	NMOS: - 0.033e-6 PMOS: - 0.075e-6
<b>SLTHE3R</b>	Coefficient of the length dependence of $\Theta_3$ at the reference temperature	Meter/Volt	NMOS: 0.185e-6

			PMOS: 0.027e-6
<b>SLVSBT</b>	Coefficient of the length dependence of $V_{SBT}$	Volt-Meter	NMOS: -4.43e-6 PMOS: 0.0
<b>SLVSBX</b>	Coefficient of the length dependence of $V_{SBX}$	Volt-Meter	0.0
<b>SLVTO</b>	Coefficient of the length dependence of $V_{TO}$	Volt-Meter	NMOS: -0.135e-6 PMOS: 0.035e-6
<b>SLZET1</b>	Coefficient of the length dependence of $\zeta_1$	Meter**( $\eta\zeta$ )	NMOS: -0.39 PMOS: -2.8
<b>STA1</b>	Coefficient of the temperature dependence of $a_1$	$^{\circ}\text{K}^{-1}$	0.0
<b>STLTHE1</b>	Coefficient of the temperature dependence of the length dependence of $\Theta_1$	Meter/Volt- $^{\circ}\text{K}$	0.0
<b>STLTHE2</b>	Coefficient of the temperature dependence of the length dependence of $\Theta_2$	Meter/Volt $^{\frac{1}{2}}\text{-}^{\circ}\text{K}$	0.0
<b>STLTHE3</b>	Coefficient of the temperature dependence of the length dependence of $\Theta_3$	Meter/Volt- $^{\circ}\text{K}$	NMOS: -0.62e-9 PMOS: 0.0
<b>STMO</b>	Coefficient of the temperature dependence coefficient of $M_0$	$^{\circ}\text{K}^{-1}$	0.0
<b>STTHE1R</b>	Coefficient of the temperature dependence of $\Theta_1$ for the reference transistor	1/Volt- $^{\circ}\text{K}$	0.0
<b>STTHE2R</b>	Coefficient of the temperature dependence of $\Theta_2$ for the reference transistor	1/Volt $^{\frac{1}{2}}\text{-}^{\circ}\text{K}$	0.0
<b>STTHE3R</b>	Coefficient of the temperature dependence of $\Theta_3$ for the reference transistor	1/Volt- $^{\circ}\text{K}$	NMOS: -0.66e-3 PMOS: 0.0
<b>STVTO</b>	Coefficient of the temperature dependence of $V_{TO}$	Volt/ $^{\circ}\text{K}$	NMOS: -1.2e-3 PMOS: -1.7e-3
<b>SWA1</b>	Coefficient of the width dependence of $a_1$	Meter	NMOS: 3.0e-6 PMOS: 30.0e-6

<b>SWA2</b>	Coefficient of the width dependence of $a_2$	Volt-Meter	NMOS: 2.0e-6 PMOS: 15.0e-6
<b>SWA3</b>	Coefficient of the width dependence of $a_3$	Meter	NMOS: 0.0 PMOS: -0.140e-6
<b>SWALP</b>	Coefficient of the width dependence of $\alpha$	Meter	NMOS: 1.67e-9 PMOS: 0.180e-9
<b>SWGAM1</b>	Coefficient of the width dependence of $\gamma_1$	Volt**(1- $\eta_{DS}$ )-Meter	NMOS: -0.010e-6 PMOS: -0.011e-6
<b>SWK</b>	Coefficient of the width dependence of K	Volt <sup>1/2</sup> -Meter	NMOS: 0.275e-6 PMOS: 0.115e-6
<b>SWKO</b>	Coefficient of the width dependence of KO	Volt <sup>1/2</sup> -Meter	NMOS: 0.002e-6 PMOS: 0.115e-6
<b>SWTHE1</b>	Coefficient of the width dependence of $\Theta_1$	Meter/Volt	NMOS: -0.058e-6 PMOS: -0.080e-6
<b>SWTHE2</b>	Coefficient of the width dependence of $\Theta_2$	Meter/Volt <sup>1/2</sup>	NMOS: 0.030e-6 PMOS: 0.020e-6
<b>SWTHE3</b>	Coefficient of the width dependence of $\Theta_3$	Meter/Volt	NMOS: 0.020e-6 PMOS: 0.011e-6
<b>SWVSBX</b>	Coefficient of the width dependence of $V_{SBX}$	Volt-Meter	NMOS: -




			0.675e-6 PMOS: 0.0
<b>SWVTO</b>	Coefficient of the width dependence of $V_{TO}$	Volt-Meter	NMOS: 0.130e-6 PMOS: 0.050e-6
<b>TH3MOD</b>	Switch that activates $\Theta_3$ clipping	None	1
<b>THE1R</b>	Coefficient of the mobility reduction due to the gate-induced field for the reference transistor at the reference temperature	Volt <sup>-1</sup>	0.190
<b>THE2R</b>	Coefficient of the mobility reduction due to the back-bias for the reference transistor at the reference temperature	Volt <sup>1/2</sup>	NMOS: 0.012 PMOS: 0.165
<b>THE3R</b>	Coefficient of the mobility reduction due to the lateral field for the reference transistor at the reference temperature	Volt <sup>-1</sup>	NMOS: 0.145 PMOS: 0.027
<b>TOX</b>	Gate oxide layer thickness	Meter	25.0e-9
<b>TR</b>	Temperature at which the parameters for the reference transistor have been determined	°C	21.0
<b>VPR</b>	Characteristic voltage of the channel length modulation for the reference transistor	Volt	NMOS: 0.34 PMOS: 0.235
<b>VSBTR</b>	Limiting voltage of the $V_{SB}$ dependence of $M$ and $\gamma_0$	Volt	NMOS: 2.1 PMOS: 100.0
<b>VSBXR</b>	Transition voltage for dual-k-factor model for the reference transistor	Volt	NMOS: 0.66 PMOS: 1.0e-12
<b>VTOR</b>	Threshold voltage at zero back-bias for the reference transistor at the reference temperature	Volt	NMOS: 0.73 PMOS: 1.1
<b>WDOG</b>	Characteristic drawn gate width below which dogboning appears	Meter	0.0
<b>WER</b>	Effective channel width of the reference transistor	Meter	NMOS: 20.0e-6 PMOS: 20.0e-6

<b>WOT</b>	Effective reduction of the channel width per side due to the lateral diffusion of the channel-stop dopant ion	Meter	0.0
<b>WVAR</b>	Difference between the actual and the programmed field-oxide opening	Meter	NMOS: - 0.025e-6  PMOS: - 0.130e-6
<b>ZET1R</b>	Weak-inversion correction factor for the reference transistor	None	NMOS: 0.42  PMOS: 1.3

### Philips MOS903 MOSFET Geometrical Model Netlist Example

```
.model _MNXMI7 nmos level=50 LER=1.92e-007 WER=1.00028e-005
+ LVAR=-1.5e-008 LAP=2.15e-008 WVAR=5e-008 WOT=2.36e-008 TR=27
+ VTOR=0.557867 STVTO=0 SLVTO=0 SL2VTO=0 SWVTO=0
+ KOR=0.400564 SLKO=0 SWKO=0 KR=0.140908 SLK=0 SWK=0
+ PHIBR=0.65 VSBXR=0.69554 SLVSBX=0 SWVSBX=0
+ BETSQ=0.000238156 ETABET=0 THE1R=0.678252 STTHE1R=0
+ WDOG=5e-007 SLTHE1R=0 STLTHE1=0 SWTHE1=0 THE2R=0.0135513
+ STTHE2R=0 SLTHE2R=0 STLTHE2=0 SWTHE2=0 THE3R=0.539003
+ STTHE3R=0 SLTHE3R=0 STLTHE3=0 SWTHE3=0 GAM1R=0.100434
+ SLGAM1=0 SWGAM1=0 ETADSR=0.6 ALPR=0.0108148 ETAALP=0
+ SLALP=0 SWALP=0 VPR=0.164 GAMOOR=0.03667 SLGAMOO=0
+ ETAGAMR=1 MOR=0.3763 STMO=0 SLMO=0 ETAMR=1 ZET1R=1.25
+ ETAZET=0.5 SLZET1=0 VSBTR=56.66 SLVSBT=0 A1R=39.7305 STA1=0
+ SLA1=0 SWA1=0 A2R=20.6076 SLA2=0 SWA2=0 A3R=0.635236 SLA3=0
+ SWA3=0 TOX=6e-009 COL=4.23e-010 NTR=2.2148e-020
+ NFR=3.215e-011 NFMOD=0 NFAR=2.8e+024 NFBR=2.36e+008 NFCR=0
```

## MOSFET Instance, BSIM4 Model (Level 54)



This level implements the University of California, Berkeley, BSIM4.3.0 MOSFET model.

### BSIM4 MOSFET Instance Netlist Syntax

The syntax for a LEVEL=54 BSIM4 MOSFET instance is:

```
Mxxxx nd ng ns [nb] modelname [L=length] [W=width]
[ACNQSMOD=val] [AD=val] [AS=val] [GEO=val] [GEOMOD=val]
[M=val] [MIN=val] [NF=val] [NRD=val] [NRS=val]
[PD=val] [PS=val]
[RBODYMOD=val] [RGATEMOD=val] [RGEOMOD=val] [TRNQSMOD=val]
[RBDB=val] [RBPB=val] [RBDP=val] [RBPS=val] [RBSB=val]
[SA=val] [SB=val] [SD=val] [MULU0=val] [DELVTO=val]
[TNOM=val] [DTEMP=val] [SCALE=val]
[OFF=val] [ICVDS=val] [ICVGS=val] [ICVBS=val]
[RDC=val] [RSC=val] [SCA=val] [SCB=val] [SCC=val] [SC=val]
[XGW=val] [NGCON=val]
```

*nd* is the drain node, *ng* is the gate node, *ns* is the source node, and *nb* is the bulk or substrate node of the MOSFET. *modelname* is the name of a BSIM4 MOSFET model defined in a .MODEL statement elsewhere in the netlist.

When the option WL is in effect (on the .OPTION statement), the syntax becomes:

```
Mxxxx nd ng ns [nb] modelname [width] [length]
[ACNQSMOD=val] [AD=val] [AS=val] [GEO=val] [GEOMOD=val]
[M=val] [MIN=val] [NF=val] [NRD=val] [NRS=val]
[PD=val] [PS=val]
[RBODYMOD=val] [RGATEMOD=val] [RGEOMOD=val] [TRNQSMOD=val]
[RBDB=val] [RBPB=val] [RBDP=val] [RBPS=val] [RBSB=val]
```

[SA=val] [SB=val] [SD=val] [MULU0=val] [DELVTO=val]  
 [TNOM=val] [DTEMP=val] [SCALE=val]

Table 59: Level 54 MOSFET Instance Parameters

Instance Parameter	Description	Unit	Default
<b>ACNQSMOD</b>	AC small-signal NQS model selector	None	0
<b>AD</b>	Drain diffusion area	Meter <sup>2</sup>	0
<b>AS</b>	Source diffusion area	Meter <sup>2</sup>	0
<b>DELVTO</b>	Shift in VTH0	Volt	0.0
<b>DTEMP</b>	Difference between device and circuit temperature  NOTE: DTEMP is supported only in netlists for Release 3.5.	°C	0.0
<b>GEOMOD</b>	Geometry-dependent parasitics model selector, specifying how the end source/drain diffusions are connected  0 = Isolated  1 = shared drain  2 = shared source  3 = shared source and drain	None	0 (isolated)
<b>ICVBS</b>	Initial Vbs voltage	Volt	0
<b>ICVDS</b>	Initial Vds voltage	Volt	0
<b>ICVGS</b>	Initial Vgs voltage	Volt	0
<b>L</b>	Physical gate length	Meter	5.0e-6
<b>M</b>	Multiplier: simulates parallel transistors	None	1.0
<b>MIN</b>	Flag to minimize the number of drain or source diffusions for even-fingered device	None	0
<b>MULU0</b>	Mobility multiplier	None	1.0
<b>NF</b>	Number of device fingers	None	1
<b>NGCON</b>	Number of gate contacts	None	1
<b>NRD</b>	Number of drain diffusion squares	Square	1
<b>NRS</b>	Number of source diffusion squares	Square	1
<b>OFF</b>	Flag to indicate that device is initially off	None	0

<b>PD</b>	Drain diffusion periphery	Meter	0
<b>PS</b>	Source diffusion periphery	Meter	0
<b>RBDB</b>	Resistance connected between dbNode and bNode	Ohm	50.0
<b>RBODYMOD</b>	Substrate resistance network model selector 0 = Network off	None	0
<b>RBPB</b>	Resistance connected between bNodePrime and bNode	Ohm	50.0
<b>RBPD</b>	Resistance connected between bNodePrime and dbNode	Ohm	50.0
<b>RBPS</b>	Resistance connected between bNodePrime and sbNode	Ohm	50.0
<b>RBSB</b>	Resistance connected between sbNode and bNode	Ohm	50.0
<b>RDC</b>	Drain contact resistance	Ohm	0
<b>RGATEMOD</b>	Gate resistance model selector 0 = No gate resistance	None	0
<b>RGEOMOD</b>	Source/drain diffusion resistance and contact model selector	None	0 (no source/drain diffusion resistance)
<b>RSC</b>	Source contact resistance	Ohm	0
<b>SA</b>	Distance from OD edge to poly on one side	Meter	0.0
<b>SB</b>	Distance from OD edge to poly on other side	Meter	0.0
<b>SC</b>	Distance to a single edge	Meter	0
<b>SC</b>	Distance to a single edge	Meter	0.0
<b>SCA</b>	Integral of the first distribution function for scattered well dopant	None	Calculated
<b>SCA</b>	Integral of the first distribution function for scattered well dopant		
<b>SCALE</b>	Element scaling parameter	None	1.0
<b>SCB</b>	Integral of the second distribution function for scattered well dopant	None	Calculated
<b>SCB</b>	Integral of the second distribution function for scattered well dopant		

<b>SCC</b>	Integral of the third distribution function for scattered well dopant	None	Calculated
<b>SCC</b>	Integral of the third distribution function for scattered well dopant		
<b>SD</b>	Distance between neighboring fingers	Meter	0.0
<b>TNOM</b>	Temperature at which parameters are extracted	°C	25
<b>TRNQSMOD</b>	Transient NQS model selector	None	0 (Off)
<b>W</b>	Physical gate width	Meter	5.0e-6
<b>XGW</b>	Distance on the gate contact to the channel edge	Meter	0.0

### BSIM4 MOSFET Instance Netlist Example

```
M1 10 11 12 mosfet54
```

```
M12 G3 VDD 0 0 mosfet54 M=2 DTEMP=30
```

## BSIM4 MOSFET Model, Level 54

The syntax for a Berkeley BSIM4.3.0 MOSFET model is:

```
.MODEL modelName NMOS LEVEL=54 VERSION=val [parameter=val] ...
```

or

```
.MODEL modelName PMOS LEVEL=54 VERSION=val [parameter=val] ...
```

*modelName* is the name used by MOSFET instances to refer to this .MODEL statement. The **LEVEL=54** entry selects the BSIM4 model.

**Table 60: Level 54 MOSFET Model Selector Parameters**

Model Parameter	Description	Unit	Default
<b>LEVEL</b>	54 is required to select the Berkeley BSIM4 MOSFET model	None	1 (default if LEVEL parameter is omitted)
<b>VERSION</b>	BSIM4 version selector	None	4.4.0
<b>ACNQSMOD</b>	AC small-signal nonquasistatic model selector (1 = ON)	None	0 (off)
<b>CAPMOD</b>	Capacitance model selector (0, 1, 2, 3)	None	2
<b>CVCHARGEMOD</b>	Capacitance charge model selector	None	0
<b>DIOMOD</b>	Source/drain junction diode I-V model	None	1

	selector		
<b>FNOIMOD</b>	Flicker noise model selector	None	1
<b>GEOMOD</b>	Geometry-dependent parasitics model selector	None	0 (isolated)
<b>IGBMOD</b>	Gate-to-substrate tunneling current model selector	None	0 (off)
<b>IGCMOD</b>	Gate-to-channel tunneling current model selector	None	0 (off)
<b>MOBMOD</b>	Mobility model selector	None	0
<b>MTRLMOD</b>	Selector for non-silicon substrate or metal gate	None	0
<b>PARAMCHK</b>	Switch for parameter checking	None	1 (check)
<b>PERMOD</b>	Switch for including gate-edge perimeter in PS and PD (when present)	None	1 (include)
<b>RBODYMOD</b>	Substrate resistance network model selector	None	0 (network off)
<b>RDSMOD</b>	Bias-dependent source/drain resistance model selector	None	0
<b>RGATEMOD</b>	Gate resistance model selector	None	0
<b>STIMOD</b>	STI model selector	None	0
<b>TEMPMOD</b>	Temperature mode selector	None	0
<b>TNOIMOD</b>	Thermal noise model selector	None	0
<b>TRNQSMOD</b>	Transient nonquasistatic model selector (1 = ON)	None	0 (OFF)
<b>WPEMOD</b>	Flag for WPE model 1 to activate	None	0

**Table 61: Level 54 MOSFET Model Process Parameters**

<b>Model Parameter</b>	<b>Description</b>	<b>Unit</b>	<b>Default</b>
<b>ADOS</b>	Charge centroid parameter		1.0
<b>BDOS</b>	Charge centroid parameter		1.0
<b>BG0SUB</b>	Bandgap of substrate at 0K	cm <sup>-3</sup>	1.16
<b>DTOX</b>	TOXE - TOXP	Meter	0.0
<b>EASUB</b>	Electron affinity of substrate		4.05

<b>EOT</b>	Equivalent gate oxide thickness	Meter	15.0e-10
<b>EPSRGATE</b>	Dielectric constant of gate relative to vacuum		11.7
<b>EPSROX</b>	Gate dielectric constant relative to vacuum	None	3.9 (SiO <sub>2</sub> )
<b>EPSRSUB</b>	Dielectric constant of substrate relative to vacuum		11.7
<b>GAMMA1</b>	Body-effect coefficient near the surface	Volt <sup>1/2</sup>	Calculated
<b>GAMMA2</b>	Body-effect coefficient in the bulk	Volt <sup>1/2</sup>	Calculated
<b>JTWEFF</b>	TAT current width dependence		0
<b>LEFFEOT</b>	Effective length for extraction of EOT		1.0
<b>NDEP</b>	Channel doping concentration at depletion edge for zero body bias	cm <sup>-3</sup>	1.7e+17
<b>NGATE</b>	Polysilicon gate doping concentration	cm <sup>-3</sup>	0.0
<b>NI0SUB</b>	Intrinsic carrier concentration of substrate at 300.15K	cm <sup>-3</sup>	1.45e10
<b>NSD</b>	Source/drain doping concentration	cm <sup>-3</sup>	1.0e+20
<b>NSUB</b>	Substrate doping concentration	cm <sup>-3</sup>	6.0e+16
<b>PHIG</b>	Work function of gate		Calculated
<b>RSH</b>	Source/drain sheet resistance	Ohm/square	0.0
<b>RSHG</b>	Gate electrode sheet resistance	Ohm/square	0.1
<b>TBGASUB</b>	First parameter of band-gap change due to temperature		7.02e-4
<b>TBGBSUB</b>	Second parameter of band-gap change due to temperature		1108.0
<b>TEMPEOT</b>	Temperature for extraction of EOT	°K	300.15
<b>TOXE</b>	Electrical gate equivalent oxide thickness	Meter	TOXREF
<b>TOXM</b>	Gate thickness at which parameters are extracted	Meter	TOXE
<b>TOXP</b>	Physical gate equivalent oxide thickness	Meter	TOXE
<b>UCS</b>	Colombic scattering exponent		Calculated
<b>UCSTE</b>	Temperature coefficient of Colombic mobility		-4.775e-3
<b>VBX</b>	V <sub>bs</sub> at which the depletion region width equals XT	Volt	Calculated
<b>VDDEOT</b>	Voltage for extraction of EOT	Volt	Calculated
<b>WEFFEOT</b>	Effective width for extraction of EOT		10.0
<b>XJ</b>	Source/drain junction depth	Meter	1.5e-7
<b>XT</b>	Doping depth	Meter	1.55e-7



**Table 62: Level 54 MOSFET Basic Model Parameters**

Model Parameter	Description	Unit	Default
<b>A0</b>	Coefficient of channel length dependence of bulk charge effect	None	1.0
<b>A1</b>	1st nonsaturation effect parameter	Volt <sup>-1</sup>	0.0
<b>A2</b>	2nd nonsaturation effect parameter	None	1.0
<b>AGS</b>	Coefficient of $V_{GS}$ dependence of bulk charge effect	Volt <sup>-1</sup>	0.0
<b>B0</b>	Bulk charge effect coefficient for channel width	Meter	0.0
<b>B1</b>	Bulk charge effect width offset	Meter	0.0
<b>CDSC</b>	Drain-source and channel coupling capacitance	Farad/Meter <sup>2</sup>	2.4e-4
<b>CDSCB</b>	Body-bias sensitivity coefficient of $C_{DSC}$	Farad/Volt-Meter <sup>2</sup>	0.0
<b>CDSCD</b>	Drain bias sensitivity of $C_{DSC}$	Farad/Volt-Meter <sup>2</sup>	0.0
<b>CIT</b>	Interface trap capacitance	Farad/Meter <sup>2</sup>	0.0
<b>DELTA</b>	Parameter for $V_{DSeff}$	Volt	0.01
<b>DROUT</b>	Channel length dependence of the DIBL effect on $R_{OUT}$	None	0.56
<b>DSUB</b>	DIBL coefficient exponent in subthreshold region	None	DROUT
<b>DVT0</b>	1st coefficient of short-channel effect on $V_{th}$	None	2.2
<b>DVT0W</b>	1st coefficient of narrow width effect on $V_{th}$ for small channel length	None	0.0
<b>DVT1</b>	2nd coefficient of short-channel effect on $V_{th}$	None	0.53
<b>DVT1W</b>	2nd coefficient of narrow width effect on $V_{th}$ for small channel length	Meter <sup>-1</sup>	5.3e+6
<b>DVT2</b>	Body-bias coefficient of short-channel effect on $V_{th}$	Volt <sup>-1</sup>	-0.032
<b>DVT2W</b>	Body-bias coefficient of narrow width effect on $V_{th}$ for small channel length	Volt <sup>-1</sup>	-0.032
<b>DVTP0</b>	1st coefficient of drain-induced $V_{th}$ shift for	Meter	0.0

	long channel pocket devices		
<b>DVTP1</b>	2nd coefficient of drain-induced $V_{th}$ shift for long channel pocket devices	Volt <sup>-1</sup>	0.0
<b>DWB</b>	Coefficient of body bias dependence of $W_{eff}$	Meter/Volt <sup>1/2</sup>	0.0
<b>DWG</b>	Coefficient of gate bias dependence of $W_{eff}$	Meter/Volt	0.0
<b>ETA0</b>	Subthreshold region DIBL coefficient	None	0.08
<b>ETAB</b>	Body-bias coefficient for the subthreshold DIBL effect	Volt <sup>-1</sup>	-0.07
<b>EU</b>	Exponent for mobility degradation of MOBMOD=2	None	NMOS: 1.67 PMOS: 1.0
<b>FPROUT</b>	Effect of pocket implant on $R_{out}$ degradation	Volt/Meter <sup>1/2</sup>	0.0
<b>K1</b>	1st-order body bias coefficient	Volt <sup>1/2</sup>	Calculated
<b>K2</b>	2nd-order body bias coefficient	None	Calculated
<b>K3</b>	Narrow width coefficient	None	80.0
<b>K3B</b>	Body effect coefficient of K3	Volt <sup>-1</sup>	0.0
<b>KETA</b>	Body-bias coefficient of bulk charge effect	Volt <sup>-1</sup>	-0.047
<b>LAMBDA</b>	Velocity overshoot coefficient	None	0.0
<b>LC</b>	Velocity back-scattering coefficient	Meter	5.0e-9
<b>LINT</b>	Channel length offset parameter at $V_{BS} = 0$ .	Meter	0.0
<b>LINTNOI</b>	Length reduction parameter offset	Meter	0.0
<b>LMLT</b>	Length scaling parameter	None	1.0
<b>LP</b>	Mobility channel length exponential coefficient		1e-8
<b>LPE0</b>	Lateral non-uniform doping parameter	Meter	1.74e-7
<b>LPEB</b>	Lateral non-uniform doping effect on K1	Meter	0.0
<b>MINV</b>	$V_{GSTeff}$ fitting parameter for moderate inversion condition	None	0.0
<b>MINVCV</b>	Fitting parameter for moderate inversion in $V_{GSTeffcv}$	None	0
<b>NFACTOR</b>	Subthreshold swing factor	None	1.0
<b>PCLM</b>	Channel length modulation parameter	None	1.3
<b>PDIBL1 (PDIBLC1)</b>	Parameter for DIBL effect on $R_{OUT}$	None	0.39
<b>PDIBL2</b>	Parameter for DIBL effect on $R_{OUT}$	None	0.0086

<b>(PDIBLC2)</b>			
<b>PDIBLB (PDIBLCB)</b>	Body bias coefficient of DIBL effect on $R_{OUT}$	Volt <sup>-1</sup>	0.0
<b>PDITS</b>	Impact of drain-induced $V_{TH}$ shift on $R_{OUT}$	Volt <sup>-1</sup>	0.0
<b>PDITSL</b>	Channel length dependence of drain-induced $V_{TH}$ shift for $R_{OUT}$	Meter <sup>-1</sup>	0.0
<b>PDITSD</b>	$V_{DS}$ dependence of drain-induced $V_{TH}$ shift for $R_{OUT}$	Volt <sup>-1</sup>	0.0
<b>PHIN</b>	Non-uniform vertical doping effect on surface potential	Volt	0.0
<b>PSCBE1</b>	1st substrate current-induced body effect parameter	Volt/Meter	4.24e+8
<b>PSCBE2</b>	2nd substrate current-induced body effect parameter	Meter/Volt	1.0e-5
<b>PVAG</b>	Gate-bias dependence of Early voltage	None	0.0
<b>SCALM</b>	Model scaling parameter	None	1.0
<b>SCREF</b>	Reference distance to calculate SCA, SCB, and SCD	Meter	1e-6
<b>U0</b>	Low field mobility	Meter <sup>2</sup> /Volt-sec	NMOS: 670 PMOS: 250
<b>UA</b>	Coefficient of 1st-order mobility degradation due to vertical field	Meter/Volt	MOBMOD=0,1: 1.0e-9  MOBMOD=2: 1.0e-15
<b>UB</b>	Coefficient of 2nd-order mobility degradation due to vertical field	Meter <sup>2</sup> /Volt <sup>2</sup>	1.0e-19
<b>UC</b>	Coefficient of mobility degradation due to body-bias effect	MOBMOD=1: Volt <sup>-1</sup>  Else: Meter/Volt <sup>2</sup>	MOBMOD=0, 2: -0.0465e-9  MOBMOD=1: -0.0465
<b>UD</b>	Mobility scattering coefficient		0.0
<b>UP</b>	Mobility channel length coefficient		0.0
<b>VBM</b>	Maximum applied body bias in $V_{TH0}$ calculation	Volt	-3.0

<b>VFB</b>	Flat-band voltage	Volt	Calculated
<b>VFBSDOFF</b>	Flatband voltage offset parameter	Volt	0.0
<b>VOFF</b>	Offset voltage in subthreshold region for large W and L	Volt	-0.08
<b>VOFFL</b>	Channel-length dependence of VOFF	Volt-Meter	0.0
<b>VSAT</b>	Saturation velocity of carrier	Meter/sec	8.0e+4
<b>VTH0 (VTHO)</b>	Long-channel threshold voltage at $V_{BS}=0$	Volt	NMOS: 0.7 PMOS: -0.7
<b>VTL</b>	Thermal velocity	Meter/second	2.05e5
<b>WEB</b>	Coefficient for SCB		0.0
<b>WEC</b>	Coefficient for SCC		0.0
<b>W0</b>	Narrow width effect parameter	Meter	2.5e-6
<b>WINT</b>	Channel width offset parameter	Meter	0.0
<b>WMLT</b>	Width scaling parameter	None	1.0
<b>XN</b>	Velocity back-scattering coefficient	None	3.0

**Table 63: Level 54 MOSFET Impact Ionization Model Parameters**

Model Parameter	Description	Unit	Default
<b>ALPHA0</b>	1st parameter of impact ionization current	Amp-Meter/Volt	0.0
<b>ALPHA1</b>	Isup parameter for length scaling	Amp/Volt	0.0
<b>BETA0</b>	2nd parameter of impact ionization current	Volt	30.0

**Table 64: Level 54 MOSFET Asymmetric and Bias-Dependent Rds Model Parameters**

Model Parameter	Description	Unit	Default
<b>PRWB</b>	Body bias dependence of lightly-doped drain (LDD) resistance	1/Volt <sup>1/2</sup>	0.0
<b>PRWG</b>	Gate bias dependence of LDD resistance	Volt <sup>-1</sup>	1.0
<b>RDSW</b>	Zero-bias LDD resistance per unit width for RDSMOD=0	Ohm- $\mu$ Meter <sup>WR</sup>	200.0
<b>RDSWMIN</b>	LDD resistance per unit width at high Vgs and zero Vbs for RDSMOD=0	Ohm- $\mu$ Meter <sup>WR</sup>	0.0

<b>RDW</b>	Zero-bias LDD resistance per unit width for RDSMOD=1	Ohm- $\mu$ Meter <sup>WR</sup>	100.0
<b>RDWMIN</b>	LDD resistance per unit width at high Vgs and zero Vbs for RDSMOD=1	Ohm- $\mu$ Meter <sup>WR</sup>	0.0
<b>RSW</b>	Zero-bias lightly-doped source (LDS) resistance ( $R_s(V)$ ) per unit width for RDSMOD=1	Ohm- $\mu$ Meter <sup>WR</sup>	100.0
<b>RSWMIN</b>	LDS resistance per unit width at high Vgs and zero Vbs for RDSMOD=1	Ohm- $\mu$ Meter <sup>WR</sup>	0.0
<b>WR</b>	Channel-width dependence parameter of LDD resistance	None	1.0

Table 65: Level 54 MOSFET GIDL and GISL Model Parameters

Model Parameter	Description	Unit	Default
<b>AGIDL</b>	Pre-exponential coefficient for GIDL	Mho	0.0
<b>BGIDL</b>	Exponential coefficient for GIDL	Volt/Meter	2.3e+9
<b>CGIDL</b>	Parameter for body-bias effect on GIDL	Volt <sup>3</sup>	0.5
<b>EGIDL</b>	Fitting parameter for band bending for GIDL	Volt	0.8
<b>AGISL</b>	Pre-exponential coefficient for GISL	Mho	0.0
<b>BGISL</b>	Exponential coefficient for GISL	Volt/Meter	2.3e+9
<b>CGISL</b>	Parameter for body-bias effect on GISL	Volt <sup>3</sup>	0.5
<b>EGISL</b>	Fitting parameter for band bending for GISL	Volt	0.8

Table 66: Level 54 MOSFET Gate Dielectric Tunneling Current Model Parameters

Model Parameter	Description	Unit	Default
<b>AIGBACC</b>	Parameter for Igb in accumulation	(F- s <sup>2</sup> /g) <sup>1/2</sup> /Meter	0.43
<b>AIGBINV</b>	Parameter for Igb in inversion	(F- s <sup>2</sup> /g) <sup>1/2</sup> /Meter	0.35
<b>AIGC</b>	Parameter for Igcs and Igcd	(F- s <sup>2</sup> /g) <sup>1/2</sup> /Meter	NMOS: 0.054 PMOS:

			0.31
<b>AIGD</b>	Parameter for Igd		Calculated
<b>AIGS</b>	Parameter for Igs		Calculated
<b>AIGSD</b>	Parameter for Igs and Igd	(F- s <sup>2</sup> /g) <sup>1/2</sup> /Meter	NMOS: 0.43  PMOS: 0.31
<b>BIGBACC</b>	Parameter for Igb in accumulation region	(F- s <sup>2</sup> /g) <sup>1/2</sup> /Meter- Volt	0.054
<b>BIGBINV</b>	Parameter for Igb in inversion	(F- s <sup>2</sup> /g) <sup>1/2</sup> /Meter- Volt	0.03
<b>BIGC</b>	Parameter for Igcs and Igcd	(F- s <sup>2</sup> /g) <sup>1/2</sup> /Meter- Volt	NMOS: 0.054  PMOS: 0.024
<b>BIGD</b>	Parameter for Igd		Calculated
<b>BIGS</b>	Parameter for Igs		Calculated
<b>BIGSD</b>	Parameter for Igs and Igd	(F- s <sup>2</sup> /g) <sup>1/2</sup> /Meter- Volt	NMOS: 0.054  PMOS: 0.024
<b>CIGBACC</b>	Parameter for Igb in accumulation	Volt <sup>-1</sup>	0.075
<b>CIGBINV</b>	Parameter for Igb in inversion	Volt <sup>-1</sup>	0.006
<b>CIGC</b>	Parameter for Igcs and Igcd	Volt <sup>-1</sup>	NMOS: 0.075  PMOS: 0.03
<b>CIGD</b>	Parameter for Igd		Calculated
<b>CIGS</b>	Parameter for Igs		Calculated
<b>CIGSD</b>	Parameter for Igs and Igd	Volt <sup>-1</sup>	NMOS: 0.075  PMOS: 0.03

<b>DLCIG</b>	Source/drain overlap length for I <sub>gs</sub> and I <sub>gd</sub>	Meter	LINT
<b>DLCIGD</b>	Delta L for I <sub>gd</sub> model	Meter	LINT
<b>EIGBINV</b>	Parameter for I <sub>gb</sub> in inversion	Volt	1.1
<b>NIGBACC</b>	Parameter for I <sub>gb</sub> in accumulation	None	1.0
<b>NIGBINV</b>	Parameter for I <sub>gb</sub> in inversion	None	3.0
<b>NIGC</b>	Parameter for I <sub>gcs</sub> , I <sub>gcd</sub> , I <sub>gs</sub> , and I <sub>gd</sub>	None	1.0
<b>NTOX</b>	Exponent for the gate oxide ratio	None	1.0
<b>PIGCD</b>	V <sub>ds</sub> dependence of I <sub>gcs</sub> and I <sub>gcd</sub>	None	1.0
<b>POXEDGE</b>	Factor for gate oxide thickness in source/drain overlap regions	None	1.0
<b>TOXREF</b>	Nominal gate oxide thickness for gate dielectric tunneling current model only	Meter	3.0e-9

Table 67: Level 54 MOSFET Charge and Capacitance Model Parameters

<b>Model Parameter</b>	<b>Description</b>	<b>Unit</b>	<b>Default</b>
<b>ACDE</b>	Exponential coefficient for charge thickness in CAPMOD=2 for accumulation and depletion regions	Meter/Volt	1.0
<b>CF</b>	Fringing field capacitance	Farad/Meter	Calculated
<b>CGBO</b>	Gate-bulk overlap capacitance per unit channel length	Farad/Meter	Calculated
<b>CGDO</b>	Non-LDD region drain-gate overlap capacitance per unit channel width	Farad/Meter	Calculated
<b>CGDL</b>	Overlap capacitance between gate and lightly-doped drain region	Farad/Meter	0.0
<b>CGSL</b>	Overlap capacitance between gate and lightly-doped source region	Farad/Meter	0.0
<b>CGSO</b>	Non-LDD region source-gate overlap capacitance per unit channel width	Farad/Meter	Calculated
<b>CKAPPAD</b>	Coefficient of bias-dependent overlap capacitance for the drain side	Volt	CKAPPAS
<b>CKAPPAS</b>	Coefficient of bias-dependent overlap capacitance for the source side	Volt	0.6
<b>CLC</b>	Constant term for short-channel model	Meter	0.1e-6

<b>CLE</b>	Exponential term for short-channel model	None	0.6
<b>DLC</b>	Channel length offset parameter for C-V model	Meter	LINT
<b>DWC</b>	Channel width offset parameter for C-V model	Meter	WINT
<b>MINVCV</b>	Fitting parameter for moderate inversion in $V_{gsteff}$		0.0
<b>MOIN</b>	Coefficient for the gate bias-dependent surface potential	None	15.0
<b>NOFF</b>	C-V parameter in $V_{GSTeff,CV}$ for weak-to-strong inversion	None	1.0
<b>VFBCV</b>	Flat-band voltage parameter [CAPMOD=0]	Volt	-1.0
<b>VOFFCV</b>	C-V parameter in $V_{GSTeff,CV}$ for weak-to-strong inversion	Volt	0.0
<b>VOFFCVL</b>	Length dependence parameter for VTHG offset in C-V		0.0
<b>XPART</b>	Charge partition parameter 0 = 40/60 0.5 = 50/50 $\geq 1 = 0/100$ Any other value $< 1 = 40/60$	None	0 (40/60)

**Table 68: Level 54 MOSFET High-Speed/RF Model Parameters**

<b>Model Parameter</b>	<b>Description</b>	<b>Unit</b>	<b>Default</b>
<b>GBMIN</b>	Conductance in parallel with each of the five substrate resistances to aid convergence	Mho	1.0e-12
<b>RBDB</b>	Resistance connected between dbNode and bNode	Ohm	50.0
<b>RBDBX0</b>	Scaling prefactor for RBDBX		Calculated
<b>RBDBY0</b>	Scaling prefactor for RBDBY		Calculated
<b>RBPB</b>	Resistance connected between bNodePrime and bNode	Ohm	50.0
<b>RBPBX0</b>	Scaling prefactor for RBPBX		100.0
<b>RBPBXL</b>	Length scaling factor for RBPBX		0.0
<b>RBPBXW</b>	Width scaling factor for RBPBX		0.0
<b>RBPBXNF</b>	Number of fingers scaling factor for RBPBX		0.0
<b>RBPBY0</b>	Scaling prefactor for RBPBY		100.0



<b>RBPBYL</b>	Length scaling factor for RBPBY		0.0
<b>RBPBYW</b>	Width scaling factor for RBPBY		0.0
<b>RBPBYNF</b>	Number of fingers scaling factor for RBPBY		0.0
<b>RBPD</b>	Resistance connected between bNodePrime and dbNode	Ohm	50.0
<b>RBPD0</b>	Scaling prefactor for RBPD		Calculated
<b>RPDL</b>	Length scaling factor for RBPD		0.0
<b>RPDW</b>	Width scaling factor for RBPD		0.0
<b>RPDNF</b>	Number of fingers scaling factor for RBPD		0.0
<b>RBPS</b>	Resistance connected between bNodePrime and sbNode	Ohm	50.0
<b>RBPS0</b>	Scaling prefactor for RBPS		Calculated
<b>RBPSL</b>	Length scaling factor for RBPS		0.0
<b>RBPSW</b>	Width scaling factor for RBPS		0.0
<b>RBPSNF</b>	Number of fingers scaling factor for RBPS		0.0
<b>RBSB</b>	Resistance connected between sbNode and bNode	Ohm	50.0
<b>RBSBX0</b>	Scaling prefactor for RBSBX		Calculated
<b>RBSBY0</b>	Scaling prefactor for RBSBY		Calculated
<b>RBSDBXL</b>	Length scaling factor for RBSBX and RBDBX		0.0
<b>RBSDBXW</b>	Width scaling factor for RBSBX and RBDBX		0.0
<b>RBSDBXNF</b>	Number of fingers scaling factor for RBSBX and RBDBX		0.0
<b>RBSDBYL</b>	Length scaling factor for RBSBY and RBDBY		0.0
<b>RBSDBYW</b>	Width scaling factor for RBSBY and RBDBY		0.0
<b>RBSDBYNF</b>	Number of fingers scaling factor for RBSBY and RBDBY		0.0
<b>XRCRG1</b>	Parameter for distributed channel-resistance effect for both intrinsic-input resistance and charge-deficit NQS models	None	12.0
<b>XRCRG2</b>	Parameter to account for the excess channel diffusion resistance for both intrinsic-input resistance and charge-deficit NQS models	None	1.0

**Table 69: Level 54 MOSFET Noise Model Parameters**

<b>Model Parameter</b>	<b>Description</b>	<b>Unit</b>	<b>Default</b>
<b>AF</b>	Flicker noise exponent	None	1.0

<b>EF</b>	Flicker noise frequency exponent	None	1.0
<b>EM</b>	Saturation field	Volt/Meter	4.1e+7
<b>KF</b>	Flicker noise coefficient	$A^{2-EF}s^{1-EF}$	0.0
<b>NLEV</b>	HSPICE noise level	None	99
<b>NOIA</b>	Flicker noise parameter A	$s^{1-EF}/eV\cdot m^3$	NMOS: 1e20  PMOS: 9.9e18
<b>NOIB</b>	Flicker noise parameter B	$s^{1-EF}/eV\cdot m$	NMOS: 5e4  PMOS: 2.4e3
<b>NOIC</b>	Flicker noise parameter C	$s^{1-EF}/eV$	8.75e+9
<b>NTNOI</b>	Noise factor for short-channel devices for TNOIMOD=0 only	None	1.0
<b>RNOIA</b>	Thermal noise coefficient	None	0.577
<b>RNOIB</b>	Thermal noise coefficient	None	0.5164
<b>TNOIA</b>	Coefficient of channel-length dependence of total channel thermal noise	None	1.5
<b>TNOIB</b>	Channel-length dependence parameter for channel thermal noise partitioning	None	3.5

**Table 70: Level 54 MOSFET Layout-Dependent Parasitics Model Parameters**

<b>Model Parameter</b>	<b>Description</b>	<b>Unit</b>	<b>Default</b>
<b>DMCG</b>	Distance from source/drain contact center to the gate edge	Meter	0.0
<b>DMCGT</b>	DMCG of test structures	Meter	0.0
<b>DMCI</b>	Distance from source/drain contact center to the isolation edge in the channel-length direction	Meter	DMCG
<b>DMDG</b>	Same as DMCG but for merged device only	Meter	0.0
<b>DWJ</b>	Offset of the source/drain junction width	Meter	DWC
<b>NGCON</b>	Number of gate contacts	None	1

<b>XGL</b>	Offset of the gate length due to variations in patterning	Meter	0.0
<b>XGW</b>	Distance on the gate contact to the channel edge	Meter	0.0
<b>XL</b>	Channel length offset due to mask/etch effect	Meter	0.0
<b>XW</b>	Channel width offset due to mask/etch effect	Meter	0.0

**Table 71: Level 54 MOSFET Asymmetric Source/Drain Junction Diode Model Parameters**

<b>Model Parameter</b>	<b>Description</b>	<b>Unit</b>	<b>Default</b>
<b>BVD</b>	Breakdown voltage (drain side)	Volt	BVS
<b>BVS</b>	Breakdown voltage (source side)	Volt	10.0
<b>CJD</b>	Bottom junction capacitance per unit area at zero bias (drain side)	Farad/Meter <sup>2</sup>	CJS
<b>CJS</b>	Bottom junction capacitance per unit area at zero bias (source side)	Farad/Meter <sup>2</sup>	5.0e-4
<b>CJSWD</b>	Isolation-edge sidewall bulk junction capacitance per unit area (drain side)	Farad/Meter	CJSWS
<b>CJSWGD</b>	Gate-edge sidewall junction capacitance per unit area (drain side)	Farad/Meter	CJSWS
<b>CJSWGS</b>	Gate-edge sidewall junction capacitance per unit length (source side)	Farad/Meter	CJSWS
<b>CJSWS</b>	Isolation-edge sidewall junction capacitance per unit length (source side)	Farad/Meter	5.0e-10
<b>GMIN</b>	Minimum conductance for diodes	Mho	0.0
<b>IJTHDFWD</b>	Limiting current in forward bias region (drain side)	Amp	IJTHSFWD
<b>IJTHDREV</b>	Limiting current in reverse bias region (drain side)	Amp	IJTHSREV
<b>IJTHSFWD</b>	Limiting current in forward bias region (source side)	Amp	0.1
<b>IJTHSREV</b>	Limiting current in reverse bias region (source side)	Amp	0.1
<b>JSD</b>	Bottom junction reverse saturation current density (drain side)	Amp/Meter <sup>2</sup>	1e-4
<b>JSS</b>	Bottom junction reverse saturation current density (source side)	Amp/Meter <sup>2</sup>	1.0e-4
<b>JSWD</b>	Isolation-edge sidewall reverse saturation current density (drain side)	Amp/Meter	0.0
<b>JSWGD</b>	Gate-edge sidewall reverse saturation current	Amp/Meter	0.0

	density (drain side)		
<b>JSWGS</b>	Gate-edge sidewall reverse saturation current density (source side)	Amp/Meter	0.0
<b>JSWS</b>	Isolation-edge sidewall reverse saturation current density (source side)	Amp/Meter	0.0
<b>JTSS</b>	Bottom trap-assisted saturation current density	Amp/Meter	0.0
<b>JTSD</b>	Bottom trap-assisted saturation current density	Amp/Meter	Calculated
<b>JTSSWS</b>	STI sidewall trap-assisted saturation current density	Amp/Meter	0.0
<b>JTSSWD</b>	STI sidewall trap-assisted saturation current density	Amp/Meter	Calculated
<b>JTSSWGD</b>	Gate-edge sidewall trap-assisted saturation current density	Amp/Meter	Calculated
<b>JTSSWGS</b>	Gate-edge sidewall trap-assisted saturation current density	Amp/Meter	0.0
<b>MJD</b>	Bottom junction capacitance grading coefficient (drain side)	None	0.5
<b>MJS</b>	Bottom junction capacitance grading coefficient (source side)	None	0.5
<b>MJSWD</b>	Isolation-edge sidewall junction capacitance grading coefficient (drain side)	None	0.33
<b>MJSWGD</b>	Gate-edge sidewall bulk junction capacitance grading coefficient (drain side)	None	MJSWS
<b>MJSWGS</b>	Gate-edge sidewall bulk junction capacitance grading coefficient (source side)	None	MJSWS
<b>MJSWS</b>	Isolation-edge sidewall junction capacitance grading coefficient (source side)	None	0.33
<b>NJTS</b>	Non-ideality factor for JTSS, JTSD		20.0
<b>NJTSSW</b>	Non-ideality factor for JTSSWS, JTSSWD		20.0
<b>NJTSSWG</b>	Non-ideality factor for JTSSWGS, JTSSWGD		20.0
<b>NJTSD</b>	Non-ideality factor for JTSD		Calculated
<b>NJTSSWD</b>	Non-ideality factor for JTSSWD		Calculated
<b>NJTSSWGD</b>	Non-ideality factor for JTSSWGD		Calculated
<b>PBD</b>	Bottom junction built-in potential (drain side)	Volt	1.0
<b>PBS</b>	Bottom junction built-in potential (source side)	Volt	1.0
<b>PBSWD</b>	Isolation-edge sidewall junction built-in potential	Volt	1.0

	(drain side)		
<b>PBSWGD</b>	Gate-edge sidewall bulk junction built-in potential (drain side)	Volt	PBSWS
<b>PBSWGS</b>	Gate-edge sidewall bulk junction built-in potential (source side)	Volt	PBSWS
<b>PBSWS</b>	Isolation-edge sidewall junction built-in potential (source side)	Volt	1.0
<b>TNJTS</b>	Temperature coefficient for NJTS		0.0
<b>TNJTSSW</b>	Temperature coefficient for NJTSSW		0.0
<b>TNJTSSWG</b>	Temperature coefficient for NJTSSWG		0.0
<b>XJBVD</b>	Fitting parameter for diode breakdown (drain side)	None	XJBVS
<b>XJBVS</b>	Fitting parameter for diode breakdown (source side)	None	1.0
<b>XTSS</b>	Power dependence of JTSS on temperature		0.02
<b>XTSD</b>	Power dependence of JTSD on temperature		0.02
<b>XTSSWS</b>	Power dependence of JTSSWS on temperature		0.02
<b>XTSSWD</b>	Power dependence of JTSSWD on temperature		0.02
<b>XTSSWGS</b>	Power dependence of JTSSWGS on temperature		0.02
<b>XTSSWGD</b>	Power dependence of JTSSWGD on temperature		0.02
<b>VTSS</b>	Bottom trap-assisted voltage dependent parameter		10.0
<b>VTSD</b>	Bottom trap-assisted voltage dependent parameter		Calculated
<b>VTSSWS</b>	STI sidewall trap-assisted voltage dependent parameter		10.0
<b>VTSSWD</b>	STI sidewall trap-assisted voltage dependent parameter		Calculated
<b>VTSSWGS</b>	Gate-edge sidewall trap-assisted voltage dependent parameter		10.0
<b>VTSSWGD</b>	Gate-edge sidewall trap-assisted voltage dependent parameter		Calculated

**Table 72: Level 54 MOSFET Temperature Model Parameters**

<b>Model Parameter</b>	<b>Description</b>	<b>Unit</b>	<b>Default</b>
<b>AT</b>	Temperature coefficient	Meter/sec	3.3e+4

	for saturation velocity		
<b>KT1</b>	Temperature coefficient for threshold voltage	Volt	-0.11
<b>KT1L</b>	Channel length dependence of the temperature coefficient for threshold voltage	Volt-Meter	0.0
<b>KT2</b>	Body bias coefficient of $V_{TH}$ temperature effect	None	0.022
<b>NJD</b>	Emission coefficient for drain junction	None	NJS
<b>NJS</b>	Emission coefficient for source junction	None	1.0
<b>PRT</b>	Temperature coefficient for $R_{DSW}$	Ohm-Meter	0.0
<b>TCJ</b>	Temperature coefficient of CJ	$^{\circ}K^{-1}$	0.0
<b>TCJSW</b>	Temperature coefficient of CJSW	$^{\circ}K^{-1}$	0.0
<b>TCJSWG</b>	Temperature coefficient of CJSWG	$^{\circ}K^{-1}$	0.0
<b>TNJTSD</b>	Temperature coefficient for NJTSD		
<b>TNJTSSWD</b>	Temperature coefficient for NJTSSWD		
<b>TNJTSSWGD</b>	Temperature coefficient for NJTSSWGD		
<b>TNOM</b>	Temperature at which parameters are extracted	$^{\circ}C$	25
<b>TPB</b>	Temperature coefficient of PB	Volt/ $^{\circ}K$	0.0
<b>TPBSW</b>	Temperature coefficient of PBSW	Volt/ $^{\circ}K$	0.0
<b>TPBSWG</b>	Temperature coefficient of PBSWG	Volt/ $^{\circ}K$	0.0
<b>TVFBSDOFF</b>	Temperature coefficient of Vfbsdoff		0.0

<b>TVOFF</b>	Temperature coefficient of Voff		0.0
<b>UA1</b>	Temperature coefficient for UA	Meter/Volt	1.0e-9
<b>UB1</b>	Temperature coefficient for UB	Meter <sup>2</sup> /Volt <sup>2</sup>	-1.0e-18
<b>UC1</b>	Temperature coefficient for UC	MOBMOD=0, 2: Meter/Volt <sup>2</sup> MOBMOD=1: Volt <sup>-1</sup>	MOBMOD=0, 2:--0.056e-9 MOBMOD=1: 0.056
<b>UD1</b>	Temperature coefficient for UD		0.0
<b>UTE</b>	Mobility temperature exponent	None	-1.5
<b>XTID</b>	Drain junction current temperature exponent	None	XTIS
<b>XTIS</b>	Source junction current temperature exponent	None	3.0

**Table 73: Level 54 MOSFET dW and dL Model Parameters**

<b>Model Parameter</b>	<b>Description</b>	<b>Unit</b>	<b>Default</b>
<b>LL</b>	Coefficient of length dependence for length offset	Meter <sup>LLN</sup>	0.0
<b>LLC</b>	Coefficient of length dependence for C-V channel length offset	Meter <sup>LLN</sup>	LL
<b>LLN</b>	Power of length dependence for length offset	None	1.0
<b>LW</b>	Coefficient of width dependence for length offset	Meter <sup>LWN</sup>	0.0
<b>LWC</b>	Coefficient of width dependence for C-V channel length offset	Meter <sup>LWN</sup>	LW
<b>LWL</b>	Coefficient of length and width cross term dependence for length offset	Meter LWN+LLN	0.0
<b>LWLC</b>	Coefficient of length and width cross term dependence for C-V channel length offset	Meter LWN+LLN	LWL
<b>LWN</b>	Power of width dependence for length offset	None	1.0
<b>WL</b>	Coefficient of length dependence for width offset	Meter <sup>WLN</sup>	0.0

<b>WLC</b>	Coefficient of length dependence for C-V channel width offset	Meter <sup>WLN</sup>	WL
<b>WLN</b>	Exponent of length dependence of width offset	None	1.0
<b>WW</b>	Coefficient of width dependence for width offset	Meter <sup>WWN</sup>	0.0
<b>WWC</b>	Coefficient of width dependence for C-V channel width offset	Meter <sup>WWN</sup>	WW
<b>WWL</b>	Coefficient of length and width cross term dependence for width offset	Meter WWN+WLN	0.0
<b>WWLC</b>	Coefficient of length and width cross term dependence for C-V channel width offset	Meter WWN+WLN	WWL
<b>WWN</b>	Power of width dependence for width offset	None	1.0

**Table 74: Level 49 or 53 MOSFET W and L Binning Adjustment Model Parameters**

Model Parameter	Description	Unit	Default
<b>BINUNIT</b>	Binning unit selector  1 = microns  0 = Meters	None	1
<b>LMAX</b>	Maximum channel length	Meter	1.0
<b>LMIN</b>	Minimum channel length	Meter	0.0
<b>WMAX</b>	Maximum channel width	Meter	1.0
<b>WMIN</b>	Minimum channel width	Meter	0.0

### Notes on BSIM4 Binning Adjustment

Binning is a way to extend a single device architecture by providing systematic variations on the device parameters. The philosophy is that when you vary the channel geometry, other parameters also change, in ways that can be completely characterized by the device manufacturer. The manufacturer or foundry provides a “design kit” that contains a set of .MODEL statements specifying the parameter settings for the different geometries. The design kit with the .MODEL statements can be included in the Nexxim design as a subcircuit.

1. A binning model is identified by giving the model name in the .MODEL statement the form *modelname.n*, where the entry *n* after the decimal point can be an integer or any other unique identifier. The MOSFET instance definition refers to the *modelname* without any extension. The netlist can contain any number of different binning models with the same



base *modelname*. For example, three binning models could be named NMOSBSIM4.1, NMOSBSIM4.2, and NMOSBSIM4.3. The instance statement reference is NMOSBSIM4.

Each of the available binning models corresponds to a range of channel lengths and widths specified with the **LMIN**, **LMAX**, **WMIN**, and **WMAX** model parameters. The ranges must not overlap.

Each binning model typically specifies values for the model parameters that are related to the channel geometry variations.

2. The MOSFET instance statement must contain values for instance parameters **L** and **W**. The **L** and **W** parameters can be specified with variables so a sweep of binning models can be performed.
3. The simulator finds the binning model to which the following conditions BOTH apply:
  - The **LMIN** and **LMAX** model parameter range includes the value of instance parameter **L** (scaled by the instance parameter **SCALE**).
  - The **WMIN** and **WMAX** model parameter range includes the value of instance parameter **W** (scaled by the instance parameter **SCALE**).

If none of the available binning models matches the **L** and **W** instance parameters, simulation does not proceed.

4. Within a BSIM4 model (binned or not), the binned model parameters are adjusted by the effective channel length and width. The formula for the adjustment uses the following symbols:

$N$  = value of the model parameter (e.g., **A0**).

$LN$  = value of the length dependence parameter (e.g., **LA0**).

$WN$  = value of the width dependence parameter (e.g., **WA0**).

$PN$  = value of the cross dependence parameter (e.g., **PA0**).

$L_{eff}$  = effective channel length (calculated from **L** using scale factors and other adjustments).

$W_{eff}$  = effective channel width (calculated from **W** using scale factors and other adjustments).

Adjustment formula:

$$\text{Value} = N + LN * (1/L_{eff}) + WN * (1/W_{eff}) + PN * (1/(L_{eff} * W_{eff}))$$

5. When model parameter **BINUNIT** equals 1, the effective parameters ( $L_{eff}$ ,  $W_{eff}$ ,  $L_{REFeff}$ , and  $W_{REFeff}$ ) are scaled to units of microns. By default (**BINUNIT** not equal to 1), units are meters.

**Table 75: Level 54 MOSFET Stress Effect Model Parameters**

Model Parameter	Description	Unit	Default
-----------------	-------------	------	---------

<b>K2WE</b>	K2 shift factor for well proximity effect		0.0
<b>KU0</b>	Mobility degradation/enhancement coefficient for stress effect	Meter	0.0
<b>KU0WE</b>	Mobility degradation factor for WPE		0.0
<b>KVSAT</b>	Saturation velocity degradation/enhancement parameter for stress effect ( $-1.0 \leq KVSAT \leq 1.0$ )	Meter	0.0
<b>KVTH0</b>	Threshold shift parameter for stress effect	Volt-Meter	0.0
<b>KVTH0WE</b>	Threshold shift factor for well proximity effect		0.0
<b>LKU0</b>	Length coefficient of KU0	None	0.0
<b>LKVTH0</b>	Length dependence of KVTH0	None	0.0
<b>LLODKU0</b>	Length parameter for u0 stress effect	None	0.0
<b>LLODVTH</b>	Length parameter for $V_{TH}$ stress effect (must be $> 0.0$ )	None	0.0
<b>LODETA0</b>	$\text{ETA}_0$ shift modification factor for stress effect	None	1.0
<b>LODK2</b>	K2 shift modification factor for stress effect	None	1.0
<b>PKVTH0</b>	Cross-term dependence of KVTH0	None	0.0
<b>SAREF</b>	Reference distance between OD edge to poly of one side (must be $> 0.0$ )	Meter	1.0e-6
<b>SBREF</b>	Reference distance between OD edge to poly of the other side (must be $> 0.0$ )	Meter	1.0e-6
<b>STETA0</b>	$\text{ETA}_0$ shift factor related to $V_{TH0}$ change	Meter	0.0
<b>STK2</b>	K2 shift factor related to $V_{TH0}$ change	Meter	0.0
<b>TKU0</b>	Temperature coefficient of KU0	None	0.0
<b>WKU0</b>	Width coefficient of KU0	None	0.0
<b>WKVTH0</b>	Width dependence of KVTH0	None	0.0
<b>WLOD</b>	Width parameter for stress effect	Meter	0.0
<b>WLODKU0</b>	Width parameter for u0 stress effect	None	0.0
<b>WLODVTH</b>	Width parameter for $V_{TH}$ stress effect (must be $\geq 0.0$ )	None	0.0

The unit for each length-dependent parameter is the unit of the base parameter divided by Meter.

**Table 76: Level 54 Length Dependence Parameters**

Model Parameter	Description	Default
-----------------	-------------	---------

<b>La0</b>	Length dependence of a0	0.0
<b>La1</b>	Length dependence of a1	0.0
<b>La2</b>	Length dependence of a2	0.0
<b>Lacde</b>	Length dependence of acde	0.0
<b>Lagidl</b>	Length dependence of agidl	0.0
<b>Lagisl</b>	Length dependence of agisl	0.0
<b>Lags</b>	Length dependence of ags	0.0
<b>Laigbacc</b>	Length dependence of aigbacc	0.0
<b>Laigbinv</b>	Length dependence of aigbinv	0.0
<b>Laigc</b>	Length dependence of aigc	0.0
<b>Laigs</b>	Length dependence of aigs	0.0
<b>Laigsd</b>	Length dependence of aigsd	0.0
<b>Laigd</b>	Length dependence of aigd	0.0
<b>Lalpha0</b>	Length dependence of alpha0	0.0
<b>Lalpha1</b>	Length dependence of alpha1	0.0
<b>Lat</b>	Length dependence of at	0.0
<b>Lb0</b>	Length dependence of b0	0.0
<b>Lb1</b>	Length dependence of b1	0.0
<b>Lbeta0</b>	Length dependence of beta0	0.0
<b>Lbgidl</b>	Length dependence of bgidl	0.0
<b>Lbgisl</b>	Length dependence of bgisl	0.0
<b>Lbigbacc</b>	Length dependence of bigbacc	0.0
<b>Lbigbinv</b>	Length dependence of bigbinv	0.0
<b>Lbigc</b>	Length dependence of bigc	0.0
<b>Lbigd</b>	Length dependence of bigd	0.0
<b>Lbigs</b>	Length dependence of bigs	0.0
<b>Lbigsd</b>	Length dependence of bigsd	0.0
<b>Lcf</b>	Length dependence of cf	0.0
<b>Lcdsc</b>	Length dependence of cdsc	0.0
<b>Lcdscb</b>	Length dependence of cdscb	0.0
<b>Lcdscd</b>	Length dependence of cdscd	0.0

<b>Lcgdl</b>	Length dependence of cgdl	0.0
<b>Lcgidl</b>	Length dependence of cgidl	0.0
<b>Lcgid</b>	Length dependence of cgid	0.0
<b>Lcgis</b>	Length dependence of cgis	0.0
<b>Lcgisl</b>	Length dependence of cgisl	0.0
<b>Lcgsi</b>	Length dependence of cgsi	0.0
<b>Lcigbacc</b>	Length dependence of cigbacc	0.0
<b>Lcigbinv</b>	Length dependence of cigbinv	0.0
<b>Lcigc</b>	Length dependence of cigc	0.0
<b>Lcigsd</b>	Length dependence of cigsd	0.0
<b>Lcit</b>	Length dependence of cit	0.0
<b>Lckappad</b>	Length dependence of ckappad	0.0
<b>Lckappas</b>	Length dependence of ckappas	0.0
<b>Lclc</b>	Length dependence of clc	0.0
<b>Lcle</b>	Length dependence of cle	0.0
<b>Ldelta</b>	Length dependence of delta	0.0
<b>Ldrou</b>	Length dependence of drout	0.0
<b>Ldsub</b>	Length dependence of dsub	0.0
<b>Ldvt0</b>	Length dependence of dvt0	0.0
<b>Ldvt0w</b>	Length dependence of dvt0w	0.0
<b>Ldvt1</b>	Length dependence of dvt1	0.0
<b>Ldvt1w</b>	Length dependence of dvt1w	0.0
<b>Ldvt2</b>	Length dependence of dvt2	0.0
<b>Ldvt2w</b>	Length dependence of dvt2w	0.0
<b>Ldvtp0</b>	Length dependence of dvtp0	0.0
<b>Ldvtp1</b>	Length dependence of dvtp1	0.0
<b>Ldwb</b>	Length dependence of dwb	0.0
<b>Ldwg</b>	Length dependence of dwg	0.0
<b>Legidl</b>	Length dependence of egidl	0.0
<b>Legisl</b>	Length dependence of egisl	0.0
<b>Leigbinv</b>	Length dependence of eigbinv	0.0
<b>Leta0</b>	Length dependence of eta0	0.0

<b>Letab</b>	Length dependence of etab	0.0
<b>Leu</b>	Length dependence of eu	0.0
<b>Lfprout</b>	Length dependence of fprout	0.0
<b>Lgamma1</b>	Length dependence of gamma1	0.0
<b>Lgamma2</b>	Length dependence of gamma2	0.0
<b>Lk1</b>	Length dependence of k1	0.0
<b>Lk2</b>	Length dependence of k2	0.0
<b>Lk2we</b>	Length dependence of k2we	0.0
<b>Lk3</b>	Length dependence of k3	0.0
<b>Lk3b</b>	Length dependence of k3b	0.0
<b>Lketa</b>	Length dependence of keta	0.0
<b>Lkt1</b>	Length dependence of kt1	0.0
<b>Lkt1l</b>	Length dependence of kt1l	0.0
<b>Lkt2</b>	Length dependence of kt2	0.0
<b>Lminvcv</b>	Length dependence of minvcv	0.0
<b>lkvth0</b>	Length dependence of KVTH0	0.0
<b>Lmoin</b>	Length dependence of moin	0.0
<b>Lku0we</b>	Length dependence of KU0WE	0.0
<b>Lndep</b>	Length dependence of ndep	0.0
<b>Lnfactor</b>	Length dependence of nfactor	0.0
<b>Lngate</b>	Length dependence of ngate	0.0
<b>Lnigbacc</b>	Length dependence of nigbacc	0.0
<b>Lnigbinv</b>	Length dependence of nigbinv	0.0
<b>Lnigc</b>	Length dependence of nigc	0.0
<b>Lnoff</b>	Length dependence of noff	0.0
<b>Lnsd</b>	Length dependence of nsd	0.0
<b>Lnsb</b>	Length dependence of nsb	0.0
<b>Lntox</b>	Length dependence of ntox	0.0
<b>Llp</b>	Length dependence of lp	0.0
<b>Lpclm</b>	Length dependence of pclm	0.0
<b>Lpdibl1</b>	Length dependence of Pdibl1	0.0

<b>Lpdibl2</b>	Length dependence of Pdibl2	0.0
<b>Lpdiblb</b>	Length dependence of Pdiblb	0.0
<b>Lpdits</b>	Length dependence of pdits	0.0
<b>Lpditsd</b>	Length dependence of pditsd	0.0
<b>Lphin</b>	Length dependence of phin	0.0
<b>Lpigcd</b>	Length dependence of pigcd	0.0
<b>Lpoxedge</b>	Length dependence of poxedge	0.0
<b>Lprt</b>	Length dependence of prt	0.0
<b>Lprwb</b>	Length dependence of prwb	0.0
<b>Lprwg</b>	Length dependence of prwg	0.0
<b>Lpscbe1</b>	Length dependence of pscbe1	0.0
<b>Lpscbe2</b>	Length dependence of pscbe2	0.0
<b>Lpvag</b>	Length dependence of pvag	0.0
<b>Lrdsw</b>	Length dependence of rdsw	0.0
<b>Lrdw</b>	Length dependence of rdw	0.0
<b>Lrsw</b>	Length dependence of rsw	0.0
<b>Ltvoff</b>	Length dependence of tvoff	0.0
<b>Ltvfsdoff</b>	Length dependence of tvfsdoff	0.0
<b>Lu0</b>	Length dependence of u0	0.0
<b>Lua</b>	Length dependence of ua	0.0
<b>Lua1</b>	Length dependence of ua1	0.0
<b>Lub</b>	Length dependence of ub	0.0
<b>Lub1</b>	Length dependence of ub1	0.0
<b>Luc</b>	Length dependence of uc	0.0
<b>Luc1</b>	Length dependence of uc1	0.0
<b>Lucs</b>	Length dependence of ucs	0.0
<b>Lucste</b>	Length dependence of ucste	0.0
<b>Lud</b>	Length dependence of ud	0.0
<b>Lud1</b>	Length dependence of ud1	0.0
<b>Lup</b>	Length dependence of up	0.0
<b>Lvbm</b>	Length dependence of vbm	0.0
<b>Lvbx</b>	Length dependence of vbx	0.0

<b>Lvfb</b>	Length dependence of vfb	0.0
<b>Lvfbcv</b>	Length dependence of vfbcv	0.0
<b>Lvfbsdoff</b>	Length dependence of Vfbsdoff	0.0
<b>Lvoff</b>	Length dependence of voff	0.0
<b>Lvoffcv</b>	Length dependence of voffcv	0.0
<b>Lvsat</b>	Length dependence of vsat	0.0
<b>Lvth0, (Lvtho)</b>	Length dependence of vth0/vtho	0.0
<b>Lvtl</b>	Length dependence of ctl	0.0
<b>Lw0</b>	Length dependence of w0	0.0
<b>Lwr</b>	Length dependence of wr	0.0
<b>Lxj</b>	Length dependence of xj	0.0
<b>Lxn</b>	Length dependence of xn	0.0
<b>Lxrcrg1</b>	Length dependence of xrcrg1	0.0
<b>Lxrcrg2</b>	Length dependence of xrcrg2	0.0
<b>Lxt</b>	Length dependence of xt	0.0

The unit for each width-dependent parameter is the unit of the base parameter divided by Meter.

**Table 77: Level 54 Width Dependence Model Parameters**

<b>Model Parameter</b>	<b>Description</b>	<b>Default</b>
<b>Wa0</b>	Width dependence of a0	0.0
<b>Wa1</b>	Width dependence of a1	0.0
<b>Wa2</b>	Width dependence of a2	0.0
<b>Wacde</b>	Width dependence of acde	0.0
<b>Wagidl</b>	Width dependence of agidl	0.0
<b>Wagisl</b>	Width dependence of agisl	0.0
<b>Wags</b>	Width dependence of ags	0.0
<b>Waigbacc</b>	Width dependence of aigbacc	0.0
<b>Waigbinv</b>	Width dependence of aigbinv	0.0
<b>Waigc</b>	Width dependence of aigc	0.0
<b>Waigd</b>	Width dependence of aigd	0.0
<b>Waigs</b>	Width dependence of aigs	0.0

<b>Waigsd</b>	Width dependence of aigsd	0.0
<b>Wb0</b>	Width dependence of b0	0.0
<b>Wb1</b>	Width dependence of b1	0.0
<b>Wbeta0</b>	Width dependence of beta0	0.0
<b>Wbgidl</b>	Width dependence of bgidl	0.0
<b>Wbgisl</b>	Width dependence of bgisl	0.0
<b>Wbigbacc</b>	Width dependence of bigbacc	0.0
<b>Wbigbinv</b>	Width dependence of bigbinv	0.0
<b>Wbigc</b>	Width dependence of bigc	0.0
<b>Wbigd</b>	Width dependence of bigd	0.0
<b>Wbigs</b>	Width dependence of bigs	0.0
<b>Wbigsd</b>	Width dependence of bigsd	0.0
<b>Wcdsc</b>	Width dependence of cdsc	0.0
<b>Wcdscb</b>	Width dependence of cdsccb	0.0
<b>Wcdscd</b>	Width dependence of cdsccd	0.0
<b>Wcf</b>	Width dependence of cf	0.0
<b>Wcgdl/Wcgdl1</b>	Width dependence of cgdl	0.0
<b>Wcgidl</b>	Width dependence of cgidl	0.0
<b>Wcgisl</b>	Width dependence of cgisl	0.0
<b>Wcgsl/Wcgs1</b>	Width dependence of cgsl	0.0
<b>Wcigbacc</b>	Width dependence of cigbacc	0.0
<b>Wcigbinv</b>	Width dependence of cigbinv	0.0
<b>Wcigc</b>	Width dependence of cigc	0.0
<b>Wcigd</b>	Width dependence of cigd	0.0
<b>Wcigs</b>	Width dependence of cigs	0.0
<b>Wcigsd</b>	Width dependence of cigsd	0.0
<b>Wcit</b>	Width dependence of cit	0.0
<b>Wckappad</b>	Width dependence of ckappad	0.0
<b>Wckappas</b>	Width dependence of ckappas	0.0
<b>Wclc</b>	Width dependence of clc	0.0
<b>Wcle</b>	Width dependence of cle	0.0
<b>Wdelta</b>	Width dependence of delta	0.0



<b>Wdrout</b>	Width dependence of drout	0.0
<b>Wdsub</b>	Width dependence of dsub	0.0
<b>Wdvt0</b>	Width dependence of dvt0	0.0
<b>Wdvt0w</b>	Width dependence of dvt0w	0.0
<b>Wdvt1</b>	Width dependence of dvt1	0.0
<b>Wdvt1w</b>	Width dependence of dvt1w	0.0
<b>Wdvt2</b>	Width dependence of dvt2	0.0
<b>Wdvt2w</b>	Width dependence of dvt2w	0.0
<b>Wdvtp0</b>	Width dependence of dvtp0	0.0
<b>Wdvtp1</b>	Width dependence of dvtp1	0.0
<b>Wdwb</b>	Width dependence of dwb	0.0
<b>Wdwg</b>	Width dependence of dwg	0.0
<b>Wegidl</b>	Width dependence of egidl	0.0
<b>Wegisl</b>	Width dependence of egisl	0.0
<b>Weigbinv</b>	Width dependence of eigbinv	0.0
<b>Weta0</b>	Width dependence of eta0	0.0
<b>Wetab</b>	Width dependence of etab	0.0
<b>Weu</b>	Width dependence of eu	0.0
<b>Wfprout</b>	Width dependence of fprout	0.0
<b>Wgamma1</b>	Width dependence of gamma1	0.0
<b>Wgamma2</b>	Width dependence of gamma2	0.0
<b>Wk1</b>	Width dependence of k1	0.0
<b>Wk2</b>	Width dependence of k2	0.0
<b>Wk2we</b>	Width dependence of k2we	0.0
<b>Wk3</b>	Width dependence of k3	0.0
<b>Wk3b</b>	Width dependence of k3b	0.0
<b>Wketa</b>	Width dependence of keta	0.0
<b>Wkt1</b>	Width dependence of kt1	0.0
<b>Wkt1l</b>	Width dependence of kt1l	0.0
<b>Wkt2</b>	Width dependence of kt2	0.0
<b>Wku0we</b>	Width dependence of KU0WE	0.0

<b>Wkvth0</b>	Width dependence of kvth0	0.0
<b>Wkvth0we</b>	Width dependence of kvth0we	0.0
<b>Wminvcv</b>	Width dependence of minvcv	0.0
<b>Wmoin</b>	Width dependence of moin	0.0
<b>Wndep</b>	Width dependence of ndep	0.0
<b>Wnfactor</b>	Width dependence of nfactor	0.0
<b>Wngate</b>	Width dependence of ngate	0.0
<b>Wnigbacc</b>	Width dependence of nigbacc	0.0
<b>Wnigbinv</b>	Width dependence of nigbinv	0.0
<b>Wnigc</b>	Width dependence of nigc	0.0
<b>Wnoff</b>	Width dependence of noff	0.0
<b>Wnsd</b>	Width dependence of nsd	0.0
<b>Wnsub</b>	Width dependence of nsub	0.0
<b>Wntox</b>	Width dependence of ntox	0.0
<b>Wlp</b>	Width dependence of lp	0.0
<b>Wpclm</b>	Width dependence of pclm	0.0
<b>Wpdibl1</b>	Width dependence of Pdibl1	0.0
<b>Wpdibl2</b>	Width dependence of Pdibl2	0.0
<b>Wpdiblb</b>	Width dependence of Pdiblb	0.0
<b>Wpdits</b>	Width dependence of pdits	0.0
<b>Wpditsd</b>	Width dependence of pditsd	0.0
<b>Wphin</b>	Width dependence of phin	0.0
<b>Wpigcd</b>	Width dependence of pigcd	0.0
<b>Wpoxedge</b>	Width dependence of poxedge	0.0
<b>Wprt</b>	Width dependence of prt	0.0
<b>Wprwb</b>	Width dependence of prwb	0.0
<b>Wprwg</b>	Width dependence of prwg	0.0
<b>Wpscbe1</b>	Width dependence of pscbe1	0.0
<b>Wpscbe2</b>	Width dependence of pscbe2	0.0
<b>Wrds</b>	Width dependence of rds	0.0
<b>Wrdw</b>	Width dependence of rdw	0.0
<b>Wrs</b>	Width dependence of rsw	0.0

<b>Wtvoff</b>	Width dependence of tvoff	0.0
<b>Wtvfbsdoff</b>	Width dependence of tvfbsdoff	0.0
<b>Wu0</b>	Width dependence of u0	0.0
<b>Wua</b>	Width dependence of ua	0.0
<b>Wua1</b>	Width dependence of ua1	0.0
<b>Wub</b>	Width dependence of ub	0.0
<b>Wub1</b>	Width dependence of ub1	0.0
<b>Wuc</b>	Width dependence of uc	0.0
<b>Wuc1</b>	Width dependence of uc1	0.0
<b>Wucs</b>	Width dependence of ucs	0.0
<b>Wucste</b>	Width dependence of ucste	0.0
<b>Wud</b>	Width dependence of ud	0.0
<b>Wud1</b>	Width dependence of ud1	0.0
<b>Wup</b>	Width dependence of up	0.0
<b>Wute</b>	Width dependence of ute	0.0
<b>Wvbm</b>	Width dependence of vbm	0.0
<b>Wvbx</b>	Width dependence of vbx	0.0
<b>Wvfb</b>	Width dependence of vfb	0.0
<b>Wvfbcv</b>	Width dependence of vfbcv	0.0
<b>Wvfbsdoff</b>	Width dependence of Vfbsdoff	0.0
<b>Wvoff</b>	Width dependence of voff	0.0
<b>Wvoffcv</b>	Width dependence of voffcv	0.0
<b>Wvsat</b>	Width dependence of vsat	0.0
<b>Wvth0</b>	Width dependence of vth0	0.0
<b>Wvtl</b>	Width dependence of VTL	
<b>Ww0</b>	Width dependence of w0	0.0
<b>Wwr</b>	Width dependence of wr	0.0
<b>Wxj</b>	Width dependence of xj	0.0
<b>Wxn</b>	Width dependence of xn	0.0
<b>Wxrcrg1</b>	Width dependence of xrcrg1	0.0
<b>Wxrcrg2</b>	Width dependence of xrcrg2	0.0
<b>Wxt</b>	Width dependence of xt	0.0

The unit for each cross-dependent parameter is the unit of the base parameter divided by Meter<sup>2</sup>.

**Table 78: Level 54 MOSFET Cross Dependence Model Parameters**

Model Parameter	Description	Default
<b>Pa0</b>	Cross dependence of a0	0.0
<b>Pa1</b>	Cross dependence of a1	0.0
<b>Pa2</b>	Cross dependence of a2	0.0
<b>Pacde</b>	Cross dependence of acde	0.0
<b>Pagidl</b>	Cross dependence of agidl	0.0
<b>Pagisl</b>	Cross dependence of agisl	0.0
<b>Pags</b>	Cross dependence of ags	0.0
<b>Paigbacc</b>	Cross dependence of aigbacc	0.0
<b>Paigbinv</b>	Cross dependence of aigbinv	0.0
<b>Paigc</b>	Cross dependence of aigc	0.0
<b>Paigd</b>	Cross dependence of aigd	0.0
<b>Paigs</b>	Cross dependence of aigs	0.0
<b>Paigsd</b>	Cross dependence of aigsd	0.0
<b>Palpha0</b>	Cross dependence of alpha0	0.0
<b>Palpha1</b>	Cross dependence of alpha1	0.0
<b>Pat</b>	Cross dependence of at	0.0
<b>Pb0</b>	Cross dependence of b0	0.0
<b>Pb1</b>	Cross dependence of b1	0.0
<b>Pbeta0</b>	Cross dependence of beta0	0.0
<b>Pbgidl</b>	Cross dependence of bgidl	0.0
<b>Pbgisl</b>	Cross dependence of bgisl	0.0
<b>Pbigbacc</b>	Cross dependence of bigbacc	0.0
<b>Pbigbinv</b>	Cross dependence of bigbinv	0.0
<b>Pbigc</b>	Cross dependence of bigc	0.0
<b>Pbigd</b>	Cross dependence of bigd	0.0
<b>Pbigs</b>	Cross dependence of bigs	0.0

<b>Pbigsd</b>	Cross dependence of bigsd	0.0
<b>Pcdsc</b>	Cross dependence of cdsc	0.0
<b>Pcdscb</b>	Cross dependence of cdscb	0.0
<b>Pcdscd</b>	Cross dependence of cdscd	0.0
<b>Pcf</b>	Cross dependence of cf	0.0
<b>Pcgdl/Pcgdl1</b>	Cross dependence of cgdl	0.0
<b>Pcgidl</b>	Cross dependence of cgidl	0.0
<b>Pcgisl</b>	Cross dependence of cgisl	0.0
<b>Pcgsl/Pcgs1</b>	Cross dependence of cgsl	0.0
<b>Pcigbacc</b>	Cross dependence of cigbacc	0.0
<b>Pcigbinv</b>	Cross dependence of cigbinv	0.0
<b>Pcigc</b>	Cross dependence of cigc	0.0
<b>Pcigd</b>	Cross dependence of cigd	0.0
<b>Pcigs</b>	Cross dependence of cigs	0.0
<b>Pcigsd</b>	Cross dependence of cigsd	0.0
<b>Pcit</b>	Cross dependence of cit	0.0
<b>Pckappad</b>	Cross dependence of ckappad	0.0
<b>Pckappas</b>	Cross dependence of ckappas	0.0
<b>Pclc</b>	Cross dependence of clic	0.0
<b>Pcle</b>	Cross dependence of cle	0.0
<b>Pdelta</b>	Cross dependence of delta	0.0
<b>Pdibl1</b>	Cross dependence of dibl1	0.0
<b>Pdibl2</b>	Cross dependence of dibl2	0.0
<b>Pdiblb</b>	Cross dependence of diblb	0.0
<b>Pdrout</b>	Cross dependence of drout	0.0
<b>Pdsub</b>	Cross dependence of dsub	0.0
<b>Pdvt0</b>	Cross dependence of dvt0	0.0
<b>Pdvt0w</b>	Cross dependence of dvt0w	0.0
<b>Pdvt1</b>	Cross dependence of dvt1	0.0
<b>Pdvt1w</b>	Cross dependence of dvt1w	0.0
<b>Pdvt2</b>	Cross dependence of dvt2	0.0

<b>Pdvt2w</b>	Cross dependence of dvt2w	0.0
<b>Pdvtp0</b>	Cross dependence of dvtp0	0.0
<b>pdvtp1</b>	Cross dependence of dvtp1	0.0
<b>Pdwb</b>	Cross dependence of dwb	0.0
<b>Pdwg</b>	Cross dependence of dwg	0.0
<b>Pegidl</b>	Cross dependence of egidl	0.0
<b>Pegisl</b>	Cross dependence of egisl	0.0
<b>Peigbinv</b>	Cross dependence of eigbinv	0.0
<b>Peta0</b>	Cross dependence of eta0	0.0
<b>Petab</b>	Cross dependence of etab	0.0
<b>Peu</b>	Cross dependence of eu	0.0
<b>Pfprout</b>	Cross dependence of fprout	0.0
<b>Pgamma1</b>	Cross dependence of gamma1	0.0
<b>Pgamma2</b>	Cross dependence of gamma2	0.0
<b>Pk1</b>	Cross dependence of k1	0.0
<b>Pk2</b>	Cross dependence of k2	0.0
<b>Pk2we</b>	Cross dependence of k2we	0.0
<b>Pk3</b>	Cross dependence of k3	0.0
<b>Pk3b</b>	Cross dependence of k3b	0.0
<b>Pketa</b>	Cross dependence of keta	0.0
<b>Pkt1</b>	Cross dependence of kt1	0.0
<b>Pkt1l</b>	Cross dependence of kt1l	0.0
<b>Pkt2</b>	Cross dependence of kt2	0.0
<b>Pku0</b>	Cross dependence of ku0	0.0
<b>Pku0we</b>	Cross dependence of ku0we	0.0
<b>Pkvth0</b>	Cross dependence of kvth0	0.0
<b>Pkvth0we</b>	Cross dependence of kvth0we	0.0
<b>Plambda</b>	Cross dependence of lambda	0.0
<b>Plp</b>	Cross dependence of lp	0.0
<b>Plpe0</b>	Cross dependence of lpe0	0.0
<b>Plpeb</b>	Cross dependence of lpeb	0.0
<b>Pminv</b>	Cross dependence of minv	0.0

<b>Pminvcv</b>	Cross dependence of minvcv	0.0
<b>Pmoin</b>	Cross dependence of moin	0.0
<b>Pndep</b>	Cross dependence of ndep	0.0
<b>Pnfactor</b>	Cross dependence of nfactor	0.0
<b>Pngate</b>	Cross dependence of ngate	0.0
<b>Pnigbacc</b>	Cross dependence of nigbacc	0.0
<b>Pnigbinv</b>	Cross dependence of nigbinv	0.0
<b>Pnigc</b>	Cross dependence of nigc	0.0
<b>Pnoff</b>	Cross dependence of noff	0.0
<b>Pnsd</b>	Cross dependence of nsd	0.0
<b>Pnsub</b>	Cross dependence of nsub	0.0
<b>Pntox</b>	Cross dependence of ntox	0.0
<b>Ppclm</b>	Cross dependence of pclm	0.0
<b>Ppdiblc1 (Ppdibl1)</b>	Cross dependence of pdiblc1/	0.0
<b>Ppdiblc2 (Ppdibl2)</b>	Cross dependence of pdiblc2	0.0
<b>Ppdiblc3 (Ppdibl3)</b>	Cross dependence of pdiblc3	0.0
<b>Ppdits</b>	Cross dependence of pdits	0.0
<b>Ppditsd</b>	Cross dependence of pditsd	0.0
<b>Pphin</b>	Cross dependence of phin	0.0
<b>Ppigcd</b>	Cross dependence of pigcd	0.0
<b>Ppoxedge</b>	Cross dependence of poxedge	0.0
<b>Pprt</b>	Cross dependence of prt	0.0
<b>Pprwb</b>	Cross dependence of prwb	0.0
<b>Pprwg</b>	Cross dependence of prwg	0.0
<b>Ppscbe1</b>	Cross dependence of pscbe1	0.0
<b>Ppscbe2</b>	Cross dependence of pscbe2	0.0
<b>Ppvag</b>	Cross dependence of pvag	0.0
<b>Prdsw</b>	Cross dependence of rdsw	0.0
<b>Prdw</b>	Cross dependence of rdw	0.0
<b>Prsw</b>	Cross dependence of rsw	0.0
<b>Prwb</b>	Cross dependence of rwb	0.0

<b>Ptvoff</b>	Cross dependence of tvoff	0.0
<b>Ptvfbsdoff</b>	Cross dependence of tvfbsdoff	0.0
<b>Pu0</b>	Cross dependence of u0	0.0
<b>Pua</b>	Cross dependence of ua	0.0
<b>Pua1</b>	Cross dependence of ua1	0.0
<b>Pub</b>	Cross dependence of ub	0.0
<b>Pub1</b>	Cross dependence of ub1	0.0
<b>Puc</b>	Cross dependence of uc	0.0
<b>Puc1</b>	Cross dependence of uc1	0.0
<b>Pucs</b>	Cross dependence of ucs	0.0
<b>Pucste</b>	Cross dependence of ucste	0.0
<b>Pud</b>	Cross dependence of ud	0.0
<b>Pud1</b>	Cross dependence of ud1	0.0
<b>Pup</b>	Cross dependence of up	0.0
<b>Pute</b>	Cross dependence of ute	0.0
<b>Pvbm</b>	Cross dependence of vbm	0.0
<b>Pvbx</b>	Cross dependence of vbx	0.0
<b>Pvfb</b>	Cross dependence of vfb	0.0
<b>Pvfbcv</b>	Cross dependence of vfbcv	0.0
<b>Pvfbsdoff</b>	Cross dependence of Vfbsdoff	0.0
<b>Pvoff</b>	Cross dependence of voff	0.0
<b>Pvoffcv</b>	Cross dependence of voffcv	0.0
<b>Pvsat</b>	Cross dependence of vsat	0.0
<b>Pvth0, (Pvtho)</b>	Cross dependence of vth0/vtho	0.0
<b>Pvtl</b>	Cross dependence of vtl	0.0
<b>Pw0</b>	Cross dependence of w0	0.0
<b>Pwr</b>	Cross dependence of wr	0.0
<b>Pxj</b>	Cross dependence of xj	0.0
<b>Pxn</b>	Cross dependence of xn	0.0
<b>Pxrcrg1</b>	Cross dependence of xrcrg1	0.0
<b>Pxrcrg1</b>	Cross dependence of xrcrg2	0.0
<b>Pxt</b>	Cross dependence of xt	0.0



**BSIM4 MOSFET Model Netlist Example**

```
.MODEL N1 NMOS LEVEL=54
+VERSION=4.3.0 BINUNIT=1 PARAMCHK=1 MOBMOD=0
+CAPMOD=2 IGCMOD=1 IGBMOD=1 GEOMOD=1
+DIOMOD=1 RDSMOD=0 RBODYMOD=0 RGATEMOD=1
+PERMOD=1 ACNQSMOD=0 TRNQSMOD=0 TEMPMOD=0
+TNOM=27 TOXE=1.8E-009 TOXP=10E-010 TOXM=1.8E-009
+DTOX=8E-10 EPSROX=3.9 WINT=5E-009 LINT=1E-009
+LL=0 WL=0 LLN=1 WLN=1
+LW=0 WW=0 LW=1 WWN=1
+LWL=0 WWL=0 XPART=0 TOXREF=1.4E-009
+SAREF=5E-6 SBREF=5E-6 WLOD=2E-6 KU0=-4E-6
+KVSAT=0.2 KVTH0=-2E-8 TKU0=0.0 LLODKU0=1.1
+WLODKU0=1.1 LLODVTH=1.0 WLODVTH=1.0 LKU0=1E-6
+WKU0=1E-6 PKU0=0.0 LKVTH0=1.1E-6 WKVTH0=1.1E-6
+PKVTH0=0.0 STK2=0.0 LODK2=1.0 STETA0=0.0
+LODETA0=1.0
+LAMBDA=4E-10
+VSAT=1.1E+005
+VTL=2.0E5 XN=6.0 LC=5E-9
+RNOIA=0.577 RNOIB=0.37
+VTH0= 0.25
+K1=0.35 K2=0.05 K3=0
+K3B=0 W0=2.5E-006 DVT0=1.8 DVT1=0.52
+DVT2=-0.032 DVT0W=0 DVT1W=0 DVT2W=0
+DSUB=2 MINV=0.05 VOFFL=0 DVTP0=1E-007
+DVTP1=0.05 LPE0=5.75E-008 LPEB=2.3E-010 XJ=2E-008
```

## Nexxim Components Help

---

```
+NGATE=5E+020      NDEP=2.8E+018  NSD=1E+020      PHIN=0
+CDSC=0.0002      CDSCB=0      CDSCD=0      CIT=0
+VOFF=-0.15      NFACTOR=1.2      ETA0=0.05      ETAB=0
+UC=-3E-011
+VFB=-0.55      U0=0.032      UA=5.0E-011      UB=3.5E-018
+A0=2      AGS=1E-020
+A1=0      A2=1      B0=-1E-020      B1=0
+KETA=0.04      DWG=0      DWB=0      PCLM=0.08
+PDIBLC1=0.028      PDIBLC2=0.022      PDIBLCB=-0.005      DROUT=0.45
+PVAG=1E-020      DELTA=0.01      PSCBE1=8.14E+008      PSCBE2=5E-008
+FPROUT=0.2      PDITS=0.2      PDITSD=0.23      PDITSL=2.3E+006
+RSH=0      RDSW=50      RSW=150      RDW=150
+RDSWMIN=0      RDWMIN=0      RSWMIN=0      PRWG=0
+PRWB=6.8E-011      WR=1      ALPHA0=0.074      ALPHA1=0.005
+BETA0=30      AGIDL=0.0002      BGIDL=2.1E+009      CGIDL=0.0002
+EGIDL=0.8
+AIGBACC=0.012      BIGBACC=0.0028      CIGBACC=0.002
+NIGBACC=1      AIGBINV=0.014      BIGBINV=0.004      CIGBINV=0.004
+EIGBINV=1.1      NIGBINV=3      AIGC=0.012      BIGC=0.0028
+CIGC=0.002      AIGSD=0.012      BIGSD=0.0028      CIGSD=0.002
+NIGC=1      POXEDGE=1      PIGCD= 1      NTOX=1
+XRRCG1=12      XRRCG2=5
+CGSO=6.238E-010      CGDO=6.238E-010      CGBO=2.56E-011      CGDL=2.495E-10
+CGSL=2.495E-10      CKAPPAS=0.03      CKAPPAD=0.03      ACDE=1
+MOIN=15      NOFF=0.9      VOFFCV=0.02
+KT1=-0.37      KT1L=0.0      KT2=-0.042      UTE=-1.5
+UA1=1E-009      UB1=-3.5E-019      UC1=0      PRT=0
```

```
+AT=53000
+FNOIMOD=1    TNOIMOD=0
+JSS=0.0001   JSWS=1E-011   JSWGS=1E-010   NJS=1
+IJTHSFWD= 0.01   IJTHSREV= 0.001   BVS = 10   XJBVS = 1
+JSD=0.0001   JSWD=1E-011   JSWGD=1E-010   NJD=1
+IJTHDFWD=0.01   IJTHDREV=0.001   BVD=10   XJBVD=1
+PBS=1    CJS=0.0005    MJS=0.5    PBSWS=1
+CJSWS=5E-010    MJSWS=0.33    PBSWGS=1    CJSWGS=3E-010
+MJSWGS=0.33    PBD=1    CJD=0.0005    MJD=0.5
+PBSWD=1    CJSWD=5E-010    MJSWD=0.33    PBSWGD=1
+CJSWGD=5E-010    MJSWGD=0.33    TPB=0.005    TCJ=0.001
+TPBSW=0.005    TCJSW=0.001    TPBSWG=0.005    TCJSWG=0.001
+XTIS=3    XTID=3
+DMCG=0E-006    DMCI=0E-006    DMDG=0E-006    DMCGT=0E-007
+DWJ=0.0E-008    XGW=0E-007    XGL=0E-008
+RSHG=0.4    GBMIN=1E-010    RBPB=5    RBPD=15
+RBPS=15    RBDB=15    RBSB=15    NGCON=1
```



## 24 - MOSFET Levels 55 through 66

This topic describes the following MOSFETs:

"MOSFET Instance, EPFL-EKV Model (Level 55)" below

"EPFL-EKV MOSFET Model, Level 55" on page 24-3

"MOSFET Instance, BSIM3-SOI Model (Level 57)" on page 24-7

"BSIM3-SOI MOSFET Model, Level 57" on page 24-10

"MOSFET Instance, RPI Poly-Si TFT Model (Level 62)" on page 24-36

"RPI Poly-Si TFT MOSFET Model, LEVEL=62" on page 24-37

"MOSFET Instance, Philips MOS11 Version 1100 Model (Level 63)" on page 24-40

"Philips MOS1100 MOSFET Model, Level 63, Version 1100" on page 24-41

"MOSFET Instance, Philips MOS1101 Version 11010 Physical Model (Level 63)" on page 24-48

"Philips MOS1101 Version 11010 Physical MOSFET Model, (Level 63)" on page 24-49

"MOSFET Instance, Philips MOS1101 Version 11011 Binned Model (Level 63)" on page 24-55

"Philips MOS1101 Binned MOSFET Model, Level 63, Version 11011" on page 24-56

"MOSFET Instance, HiSIM1.0 Model (Level 64)" on page 24-70

"HiSIM1.0 MOSFET Model, Level 64" on page 24-71

"MOSFET Instance, HiSIM2.0 Model (Level 66)" on page 24-77

"HiSIM2.0 MOSFET Model, Level 66" on page 24-80

"MOSFET Instance, HiSIM2.40 LDMOS (Level 66, COLDMOS=1)" on page 24-99

"HiSIM2.0 MOSFET Model, Level 66 (COLDMOS=1)" on page 24-102


For additional MOSFETs, see

"MOSFET Levels 1 through 27" on page 22-1

"MOSFET Levels 49 through 54" on page 23-1

"MOSFET Levels 69 through 99" on page 25-1

### MOSFET Instance, EPFL-EKV Model (Level 55)



### EPFL-EKV MOSFET Instance Netlist Syntax

The syntax for a Level 55 EPFL-EKV v2.6, R 11 MOSFET instance is:

```
Mxxxx nd ng ns [nb] modelname [[L=length] [[W=width]
[AD=val] [AS=val] [PD=val] [PS=val]
[NRD=val] [NRS=val] [VDSAT=val]
[M=val] [SCALE=val] [TEMP=val]
```

*nd* is the drain node, *ng* is the gate node, *ns* is the source node, and *nb* is the bulk or substrate node of the MOSFET. *modelname* is the name of a Level 55 MOSFET model defined in a .MODEL statement elsewhere in the netlist.

When the option **WL** is in effect (on the .OPTION statement), the syntax becomes:

```
Mxxxx nd ng ns [nb] modelname [width] [length]
[AD=val] [AS=val] [PD=val] [PS=val]
[NRD=val] [NRS=val] [VDSAT=val]
[M=val] [SCALE=val] [TEMP=val]
```

**Table 38: Level 55 MOSFET Instance Parameters**

Instance Parameter	Description	Unit	Default
<b>AD</b>	Drain diffusion area	Meter <sup>2</sup>	0.0
<b>AS</b>	Source diffusion area	Meter <sup>2</sup>	0.0
<b>L</b>	MOSFET channel length	Meter	2.0e-6

<b>M</b>	Multiplier: simulates parallel transistors	None	1.0
<b>NRD</b>	Number of squares of drain diffusion for resistance calculations	None	1.0
<b>NRS</b>	Number of squares of source diffusion for resistance calculations	None	1.0
<b>PD</b>	Drain diffusion periphery	Meter	0.0
<b>PS</b>	Source diffusion periphery	Meter	0.0
<b>SCALE</b>	Scale factor for instance parameters	None	1.0
<b>TEMP</b>	Device temperature	°C	Circuit temperature
<b>VDSAT</b>	Saturation drift velocity	Meter/sec	0.0
<b>W</b>	MOSFET channel width	Meter	10.0e-6

### EPFL-EKV MOSFET Instance Netlist Example

```
M245 11 12 13 14 epsmodel155 L=1.845e-6 W=9.216e-6
```

## EPFL-EKV MOSFET Model, Level 55

The syntax for a Level 55 MOSFET model is:

```
.MODEL modelname NMOS LEVEL=55 [ ( ) [parameter=val] ... [ ] ]
```

or

```
.MODEL modelname PMOS LEVEL=55 [ ( ) [parameter=val] ... [ ] ]
```

*modelname* is the name used by MOSFET instances to refer to this .MODEL statement. The **LEVEL=55** entry selects the EPFL-EKV MOSFET model.

**Table 39: Level 55 MOSFET Intrinsic Basic, Optional, and Process-Related Model Parameters**

Model Parameter	Description	Unit	Default
<b>LEVEL</b>	55 is required to select the EPFL-EKV MOSFET model	None	1 (default if LEVEL parameter is omitted)
<b>COX</b>	Gate oxide capacitance per unit area	Farad/Meter <sup>2</sup>	7.0e-4
<b>DL (XL)</b>	Channel shortening	Meter	0.0

<b>DW (XW, WDEL)</b>	Channel narrowing	Meter	0.0
<b>EKVINT</b>	Interpolation function selector	None	0.0
<b>E0 (EO)</b>	Vertical critical field	Volt/Meter	1.0e+12
<b>GAMMA</b>	Body effect parameter	Volt <sup>1/2</sup>	1.0
<b>GEO</b>	Layout geometry 0 = Drain and source not shared 1 = Drain shared 2 = Source shared 3 = Drain and source shared	None	0
<b>KP</b>	Transconductance parameter	Amp/Volt <sup>2</sup>	5.0e-5
<b>PHI</b>	Bulk Fermi potential	Volt	0.7
<b>SCALM</b>	Scale factor for model parameters	None	1.0
<b>THETA</b>	Mobility reduction coefficient (Used only when E0 not specified)	Volt <sup>-1</sup>	0.0
<b>TNOM</b>	Nominal device temperature	°C	25
<b>TT</b>	Transit time	Second	0.0
<b>UCRIT</b>	Longitudinal critical field	Volt/Meter	100.0e+6
<b>UPDATE</b>	Update parameter	None	0.0
<b>VTO (VT0)</b>	Threshold voltage at V <sub>BS</sub> = 0.	Volt	NMOS: 0.5 PMOS: -0.5
<b>XJ</b>	Junction depth	Meter	1.0e-7

**Table 40: Level 55 MOSFET Channel Length Modulation and Charge Sharing Model Parameters**

Model Parameter	Description	Unit	Default
<b>LAMBDA</b>	Depletion length coefficient	None	0.5
<b>LETA</b>	Short-channel effect coefficient	None	0.1
<b>WETA</b>	Narrow-channel effect coefficient	None	0.25

**Table 41: Level 55 MOSFET Reverse Short-Channel Effect Model Parameters**

Model	Description	Unit	Default
-------	-------------	------	---------



Parameter			
LK	Reverse short-channel effect peak characteristic length	Meter	2.9e-7
Q0	Reverse short-channel effect peak charge density	Amp-sec/Meter <sup>2</sup>	0.0

Table 42: Level 55 MOSFET Impact Ionization Effect Model Parameters

Model Parameter	Description	Unit	Default
IBA	1st impact ionization coefficient	Meter <sup>-1</sup>	0.0
IBB	2nd impact ionization coefficient	Volt-Meter <sup>-1</sup>	3.0e+8
IBN	Saturation voltage factor for impact ionization	None	1.0

Table 43: Level 55 MOSFET Temperature Model Parameters

Model Parameter	Description	Unit	Default
BEX	Surface channel mobility temperature exponent	None	-1.5
IBBT	Temperature coefficient for IBB	°K <sup>-1</sup>	9.0e-4
TCV	Threshold voltage temperature coefficient	Volt/°K	1.0e-3
TR1	1st-order temperature coefficient	°K <sup>-1</sup>	0.0
TR2	2nd-order temperature coefficient	°K <sup>-2</sup>	0.0
UCEX	Longitudinal critical field temperature exponent	None	0.8

Table 44: Level 55 MOSFET Flicker Noise Model Parameters

Model Parameter	Description	Unit	Default
AF	Flicker noise exponent	None	1.0
KF	Flicker noise coefficient	None	0.0

Table 45: Level 55 MOSFET Setup Model Parameters

Model Parameter	Description	Unit	Default
NQS	Non-Quasi-Static (NQS) operation selector	None	0.0

<b>SATLIM</b>	Ratio defining the saturation limit	None	$e^4 [\exp(4)]$
---------------	-------------------------------------	------	-----------------

**Table 46: Level 55 MOSFET Junction Model Parameters**

<b>Model Parameter</b>	<b>Description</b>	<b>Unit</b>	<b>Default</b>
<b>ACM</b>	Area calculation method selector	None	0
<b>CBS (CAPBS)</b>	Bulk-drain overlap capacitance	Farad	0.0
<b>CBD (CAPBD)</b>	Bulk-source overlap capacitance	Farad	0.0
<b>CJ</b>	Zero bias bulk junction bottom capacitance per sq meter of junction area	Farad/Meter <sup>2</sup>	0.0
<b>CJGATE</b>	Zero-bias bulk junction sidewall capacitance	Farad/Meter	CJSW
<b>CJSW</b>	Zero-bias bulk junction sidewall capacitance per meter of junction perimeter	Farad/Meter	0.0
<b>FC</b>	Forward-bias capacitance depletion coefficient	None	0.5
<b>HDIF</b>	Length of heavily-doped diffusion region from contact to lightly-doped region	Meter	0.0
<b>LD (DLAT, LATD)</b>	Lateral diffusion into channel from source and drain diffusion	Meter	Calculated
<b>LDIF</b>	Length of lightly-doped diffusion near gate	Meter	0.0
<b>IS</b>	Bulk junction saturation current	Amp	1.0e-14
<b>JS</b>	Bulk junction saturation current density	Amp/Meter <sup>2</sup>	0.0
<b>JSW</b>	Bulk junction sidewall saturation current	Amp/Meter	0.0
<b>MJ</b>	Bulk junction bottom grading coefficient	None	0.5
<b>MJSW</b>	Bulk junction sidewall grading coefficient	None	0.33
<b>N</b>	Emission coefficient	None	1.0
<b>PB</b>	Bulk junction contact potential	Volt	0.8
<b>PBSW</b>	Bulk junction sidewall contact potential	Volt	0.8
<b>WMLT</b>	Diffusion layer width reduction factor	None	1.0
<b>XTI</b>	Junction current temperature coefficient	None	3.0


**Table 47: Level 55 MOSFET Resistance and Capacitance Model Parameters**

Model Parameter	Description	Unit	Default
<b>CGBO</b>	Gate-bulk overlap capacitance per meter channel length	Farad/Meter	0.0
<b>CGDO</b>	Gate-drain overlap capacitance per meter channel width	Farad/Meter	0.0
<b>CGSO</b>	Gate-source overlap capacitance per meter channel width	Farad/Meter	0.0
<b>RD</b>	Drain resistance	Ohm	0.0
<b>RDC</b>	Drain contact resistance for per-finger device	Ohm	0.0
<b>RS</b>	Source resistance	Ohm	0.0
<b>RSC</b>	Source contact resistance for per-finger device	Ohm	0.0
<b>RSH</b>	Source/drain sheet resistance per square.	Ohm/square	0.0

**EPFL-EKV MOSFET Model Netlist Example**

```
.MODEL epflekvmosfet LEVEL=55
+ COX=3.45E-3 XJ=0.15E-6 VTO=0.7 GAMMA=0.7 PHI=0.5
+ KP=150E-6 E0=200E+6 UCRIT=2.3E+6 LAMBDA=0.8
+ LETA=0.3 WETA=0.2 Q0=230E-6 LK=0.4E-6
+ IBA=2.0E+8 IBB=2.0E+8 IBN=0.6
```

**MOSFET Instance, BSIM3-SOI Model (Level 57)**



### BSIM3-SOI MOSFET Instance Netlist Syntax

The syntax for a LEVEL=57 BSIM3-SOI v2.0.1 MOSFET instance is:

```
Mxxxx nd ng ns ne [np] [nb] modelname [L=length] [W=width]
[AD=val] [AS=val] [PD=val] [PS=val]
[NRD=val] [NRS=val] [NRB=val] [RTH0=val] [CTH0=val]
[NBC=val] [NSEG=val] [PDBCP=val] [PSBCP=val]
[AGBCP=val] [AEBCP=val] [TNODEOUT=val]
[FRBODY=val] [BJTOFF=val] [M=val]
```

*nd* is the drain node, *ng* is the front gate node, *ns* is the source node, *ne* is the back gate or substrate node, *np* is the external body contact node, and *nb* is the internal body node of the MOSFET. *modelname* is the name of a BSIM3-SOI MOSFET model defined in a .MODEL statement elsewhere in the netlist.

When the option **WL** is in effect (on the .OPTION statement), the syntax becomes:

```
Mxxxx nd ng ns [nb] modelname [width] [length]
[AD=val] [AS=val] [PD=val] [PS=val]
[NRD=val] [NRS=val] [NRB=val] [RTH0=val] [CTH0=val]
[NBC=val] [NSEG=val] [PDBCP=val] [PSBCP=val]
[AGBCP=val] [AEBCP=val] [TNODEOUT=val]
[FRBODY=val] [BJTOFF=val] [M=val]
```

**Table 48: Level 57 MOSFET Instance Parameters**

Instance Parameter	Description	Unit	Default
<b>AD</b>	Drain diffusion area	Meter <sup>2</sup>	0.0

<b>AEBCP</b>	Parasitic body-to-substrate overlap area for body contact	Meter <sup>2</sup>	0.0
<b>AGBCP</b>	Parasitic gate-to-body overlap area for body contact	Meter <sup>2</sup>	0.0
<b>AS</b>	Source diffusion area	Meter <sup>2</sup>	0.0
<b>BJTOFF</b>	1 = Turn off BJT	None	0
<b>CTH0</b>	Thermal capacitance per unit width	Farad/Meter	1.0e-5
<b>FRBODY</b>	Coefficient of distributed body resistance effects	None	1.0
<b>L</b>	SOI MOSFET channel length	Meter	5.0e-6
<b>M</b>	Multiplier: simulates parallel transistors	None	1.0
<b>NBC</b>	Number of body contact isolation edges	None	0.0
<b>NRB</b>	Number of squares for body series resistance	None	0.0
<b>NRD</b>	Number of squares of drain diffusion for resistance calculations	None	0.0
<b>NRS</b>	Number of squares of source diffusion for resistance calculations	None	0.0
<b>NSEG</b>	Number of segments for channel width partitioning	None	1.0
<b>PD</b>	Drain diffusion perimeter including channel edge	Meter	0.0
<b>PDBCP</b>	Parasitic perimeter length for the body contact at drain side	Meter	0.0
<b>PS</b>	Source diffusion perimeter including channel edge	Meter	0.0
<b>PSBCP</b>	Parasitic perimeter length for the body contact at source side	Meter	0.0
<b>RTH0</b>	Thermal resistance per unit width	Ohm/Meter	0.0
<b>TNODEOUT</b>	<p>Temperature node flag. If TNODEOUT is not specified, specifying four nodes floats the body node, while specifying five nodes sets the fifth node as the external body contact node, and a body resistance is placed between the internal and external terminals (distributed body resistance simulation).</p> <p>If TNODEOUT is specified, the last node is interpreted as the temperature node. In this case, specifying five nodes floats the device, while specifying six nodes implies a body-contacted case. If seven nodes are specified, the simulation assumes the body-contacted case with an accessible internal body node (thermal coupling simulation).</p>	None	Not present

<b>W</b>	SOI MOSFET channel width	Meter	5.0e-6
----------	--------------------------	-------	--------

### Netlist Example

```
M65 90 91 92 mos33 L=1.2e-6
```

## BSIM3-SOI MOSFET Model, Level 57

The syntax for a BSIM3-SOI Level 57 MOSFET model is:

```
.MODEL modelname NMOS LEVEL=57 [ ( ) [parameter=val] ... [ ) ]
```

or

```
.MODEL modelname PMOS LEVEL=57 [ ( ) [parameter=val] ... [ ) ]
```

*modelname* is the name used by MOSFET instances to refer to this .MODEL statement. The **LEVEL=57** entry selects a BSIM3-SOI MOSFET model.

**Table 49: Level 57 MOSFET Control Model Parameters**

Model Parameter	Description	Unit	Default
<b>LEVEL</b>	57 is required to select the BSIM3-SOI MOSFET model	None	1 (default if LEVEL parameter is omitted)
<b>CAPMOD</b>	Flag for short-channel capacitance model	None	2
<b>FNOIMOD</b>	Flicker noise model selector	None	1.0
<b>IGMOD</b>	Gate current model selector	None	0.0
<b>IGCMOD</b>	Gate-channel current model selector	None	0.0
<b>MOBMOD</b>	Mobility model selector	None	1
<b>NOIMOD</b>	Noise model selector	None	1
<b>RGATEMOD</b>	Gate resistance model selector	None	0.0
<b>SCALEM</b>	Model parameter scale factor	None	1.0
<b>SHMOD</b>	Self-heating model selector 0 = No self-heating 1 = Self-heating	None	0
<b>SOIMOD</b>	SOI model selector	None	0.0

<b>TNOIMOD</b>	Thermal noise model selector	None	0.0
<b>VERSION</b>	Model version selector	None	3.22

**Table 50: Level 57 MOSFET Process Model Parameters**

<b>Model Parameter</b>	<b>Description</b>	<b>Unit</b>	<b>Default</b>
<b>DTOXCV</b>	Difference between electrical and physical gate oxide thicknesses (CAPMOD = 3)	Meter	0.0
<b>NCH</b>	Channel doping concentration	cm <sup>-3</sup>	1.7e+17
<b>NGATE</b>	Polysilicon gate doping concentration	cm <sup>-3</sup>	0.0
<b>NSUB</b>	Substrate doping concentration	cm <sup>-3</sup>	6.0e+16
<b>TBOX</b>	Buried oxide thickness	Meter	3.0e-7
<b>TOX</b>	Gate oxide thickness	Meter	1.0e-8
<b>TOXM</b>	Gate oxide thickness used in extraction	Meter	TOX
<b>TSI</b>	Silicon film thickness	Meter	1.0e-7
<b>XGL</b>	Offset of gate length due to variations in patterning	Meter	0.0
<b>XGW</b>	Distance from gate contact to channel edge	Meter	0.0
<b>XJ</b>	Source/drain junction depth	Meter	Calculated
<b>XT</b>	Doping depth	Meter	1.55e-7
<b>XW</b>	Correction for masking and etching effects	Meter	0.0

**Table 51: Level 57 MOSFET DC Model Parameters**

<b>Model Parameter</b>	<b>Description</b>	<b>Unit</b>	<b>Default</b>
<b>A0</b>	Bulk charge effect coefficient for channel length	None	1.0
<b>A1</b>	1st non-saturation effect parameter	Volt <sup>-1</sup>	0.0
<b>A2</b>	2nd non-saturation effect parameter	None	1.0
<b>AELY</b>	Channel length dependency of Early voltage for bipolar current	Volt/Meter	0.0
<b>AGIDL</b>	GIDL constant	Ohm <sup>-1</sup>	0.0
<b>AGS</b>	Gate bias coefficient of $A_{\text{bulk}}$	Volt <sup>-1</sup>	0.0

<b>AHLI</b>	High-level injection parameter for bipolar current	None	0.0
<b>AIGC</b>	Parameter for Igc	None	Calculated
<b>AIGSD</b>	Parameter for Igs,d	None	Calculated
<b>ALPHA0</b>	1st parameter of impact ionization current	Meter/Volt	0.0
<b>ALPHAGB1</b>	1st Vox-dependent parameter for gate current in inversion	Volt <sup>-1</sup>	0.35
<b>ALPHAGB2</b>	1st Vox-dependent parameter for gate current in accumulation	Volt <sup>-1</sup>	0.43
<b>B0</b>	Bulk charge effect coefficient for channel width	Meter	0.0
<b>B1</b>	Bulk charge effect width offset	Meter	0.0
<b>BETA0</b>	1st Vds dependence parameter of impact ionization current	Volt <sup>-1</sup>	0.0
<b>BETA1</b>	2nd Vds dependence parameter of impact ionization current	None	0.0
<b>BETA2</b>	3rd Vds dependence parameter of impact ionization current	Volt	0.1
<b>BETAGB1</b>	2nd Vox-dependent parameter for gate current in inversion	Volt <sup>-2</sup>	0.03
<b>BETAGB2</b>	2nd Vox-dependent parameter for gate current in accumulation	Volt <sup>-2</sup>	0.05
<b>BGIDL</b>	GIDL exponential coefficient	Volt/Meter	0.0
<b>BIGC</b>	Parameter for Igc	None	Calculated
<b>BIGSD</b>	Parameter for Igs,d	None	Calculated
<b>CDSC</b>	Drain/source to channel coupling capacitance	Farad/Meter <sup>2</sup>	2.4e-4
<b>CDSCB</b>	Body-bias sensitivity of CDSC	Farad/Meter <sup>2</sup>	0.0
<b>CDSCD</b>	Drain-bias sensitivity of CDSC	Farad/Meter <sup>2</sup>	0.0
<b>CIGC</b>	Parameter for Igc	None	Calculated
<b>CIGSD</b>	Parameter for Igs,d	None	Calculated
<b>CIT</b>	Interface trap capacitance	Farad/Meter <sup>2</sup>	0.0
<b>DELTA</b>	Effective Vds parameter	None	0.01
<b>DELTAVOX</b>	Vox smoothing parameter	None	0.005
<b>DK2B</b>	Third backgate body effect parameter for short channel effect	None	0.0



<b>DLCIG</b>	Delta L for I <sub>g</sub> model	Meter	LINT
<b>DROUT</b>	Length dependence coefficient of the DIBL correction parameter Rout	None	0.56
<b>DSUB</b>	DIBL coefficient exponent	None	DROUT
<b>DVBD0</b>	1st short-channel effect parameter in FD module	None	0.0
<b>DVBD1</b>	2nd short-channel effect parameter in FD module	None	0.0
<b>DVT0</b>	1st coefficient of short-channel effect on V <sub>th</sub>	None	2.2
<b>DVT0W</b>	1st coefficient of narrow-width effect on V <sub>th</sub> for small channel length	None	0.0
<b>DVT1</b>	2nd coefficient of short-channel effect on V <sub>th</sub>	None	0.53
<b>DVT1W</b>	2nd coefficient of narrow-width effect on V <sub>th</sub> for small channel length	None	5.3e+6
<b>DVT2</b>	Body-bias coefficient of short-channel effect on V <sub>th</sub>	Volt <sup>-1</sup>	-0.032
<b>DVT2W</b>	Body-bias coefficient of narrow-width effect on V <sub>th</sub> for small channel length	Volt <sup>-1</sup>	-0.032
<b>DWB</b>	Coefficient of Weff gate dependence	Meter/Volt <sup>1/2</sup>	0.0
<b>DWBC</b>	Width offset for body contact isolation edge	Meter	0.0
<b>DWG</b>	Coefficient of Weff gate dependence	Meter/Volt	0.0
<b>EBG</b>	Effective band gap in gate current calculation	Volt	1.2
<b>ESATII</b>	Saturation channel electric field for impact ionization current	Volt/Meter	1.0e+7
<b>ETA0</b>	DIBL coefficient in the subthreshold region	None	0.08
<b>ETAB</b>	Body-bias coefficient for the subthreshold DIBL effect	Volt <sup>-1</sup>	-0.07
<b>FBJTII</b>	Fraction of bipolar current affecting impact ionization	None	0.0
<b>GAMMA1</b>	V <sub>th</sub> body coefficient	None	Calculated
<b>GAMMA2</b>	V <sub>th</sub> body coefficient	None	Calculated
<b>ISBJT</b>	BJT injection saturation current	Amp/Meter <sup>2</sup>	1.0e-6
<b>ISDIF</b>	Body to source/drain injection saturation current	Amp/Meter <sup>2</sup>	0.0
<b>ISREC</b>	Recombination in depletion saturation current	Amp/Meter <sup>2</sup>	1.0e-5
<b>ISTUN</b>	Reverse tunneling saturation current	Amp/Meter <sup>2</sup>	0.0
<b>K1</b>	1st-order body effect coefficient	Volt <sup>1/2</sup>	0.53

<b>K1B</b>	1st backgate body effect parameter	None	1.0
<b>K1W1</b>	1st-order effect width dependent parameter	Meter	0.0
<b>K1W2</b>	2nd-order effect width dependent parameter	Meter	0.0
<b>K2</b>	2nd-order body effect coefficient	None	-0.0186
<b>K2B</b>	2nd backgate body effect parameter for short-channel effect	None	0.0
<b>K3</b>	3rd-order body effect coefficient	None	0.0
<b>K3B</b>	Body effect coefficient of K3	Volt <sup>-1</sup>	0.0
<b>KB1</b>	Back gate body charge coefficient	None	1.0
<b>KETA</b>	Body-bias coefficient of bulk charge effect	Volt <sup>-1</sup>	-0.6
<b>KETAS</b>	Surface potential adjustment for bulk charge effect	Volt	0.0
<b>LBJT0</b>	Reference channel length for bipolar current	Meter	0.2e-6
<b>LII</b>	Length dependence parameter for impact ionization current	None	0.0
<b>LINT</b>	Length offset fitting parameter from I-V without bias	Meter	0.0
<b>LL</b>	Length reduction parameter	None	0.0
<b>LLC</b>	Length reduction parameter	None	0.0
<b>LLN</b>	Length reduction parameter	None	1.0
<b>LN</b>	Electron/hole diffusion length	Meter	2.0e-6
<b>LW</b>	Length reduction parameter	None	0.0
<b>LWC</b>	Length reduction parameter	None	0.0
<b>LWL</b>	Length reduction parameter	None	0.0
<b>LWLC</b>	Length reduction parameter	None	0.0
<b>LWN</b>	Length reduction parameter	None	1.0
<b>MOINFD</b>	Gate bias dependence coefficient of surface potential in FD module	None	1.0e3
<b>NBJT</b>	Power coefficient of channel length dependency for bipolar current	None	1.0
<b>NDIODE</b>	Diode non-ideality factor	None	1.0
<b>NFACTOR</b>	Subthreshold swing factor	None	1.0
<b>NGCON</b>	Number of gate contacts	None	1.0
<b>NGIDL</b>	GIDL Vds enhancement coefficient	Volt	1.2

<b>NIGC</b>	Parameter for Igc slope	None	1.0
<b>NLX</b>	Lateral non-uniform doping parameter	Meter	1.74e-7
<b>NOFFFD</b>	Smoothing parameter	None	1.0
<b>NRECF0</b>	Recombination non-ideality factor at forward bias	None	2.0
<b>NRECR0</b>	Recombination non-ideality factor at reverse bias	None	10.0
<b>NTOX</b>	Power term of gate current	None	1.0
<b>NTUN</b>	Reverse tunneling non-ideality factor	None	10.0
<b>PCLM</b>	Channel length modulation parameter	None	1.3
<b>PDIBLC1</b>	1st output resistance DIBL effect correction parameter	None	0.39
<b>PDIBLC2</b>	2nd output resistance DIBL effect correction parameter	None	0.0086
<b>PDIBLCB</b>	Body effect on drain-induced barrier lowering	None	0.0
<b>PIGCD</b>	Parameter for Igc partition	None	1.0
<b>POXEDGE</b>	Factor for gate edge Tox	None	1.0
<b>PRWB</b>	Body effect coefficient of RDSW	Volt <sup>-1</sup>	0.0
<b>PRWG</b>	Gate bias effect coefficient of RDSW	Volt <sup>-1/2</sup>	0.0
<b>PVAG</b>	Vate dependence of Early voltage	None	0.0
<b>RBODY</b>	Intrinsic body contact sheet resistance	Ohm/Meter <sup>2</sup>	0.0
<b>RBSH</b>	Extrinsic body contact sheet resistance	Ohm/Meter <sup>2</sup>	0.0
<b>RDSW</b>	Parasitic resistance per unit width	Ohm/ $\mu$ Meter WR	100
<b>RHALO</b>	Body halo sheet resistance	Ohm/Meter	1.0e15
<b>RSH</b>	Source/drain sheet resistance	Ohm/square	0.0
<b>RSHG</b>	Gate sheet resistance	Ohm/square	0.0
<b>SIIO</b>	1st Vgs dependence parameter for impact ionization current	Volt <sup>-1</sup>	0.50
<b>SI11</b>	2nd Vgs dependence parameter for impact ionization current	Volt <sup>-1</sup>	0.1
<b>SI12</b>	3rd Vgs dependence parameter for impact ionization current	Volt <sup>-1</sup>	0.0
<b>SIID</b>	Vds dependence parameter of drain saturation voltage for impact ionization current	Volt <sup>-1</sup>	0.0
<b>TII</b>	Temperature dependence parameter for impact	None	0.0

	ionization current		
<b>TOXQM</b>	Oxide thickness for Igb calculation	Meter	TOX
<b>TOXREF</b>	Target oxide thickness	Meter	2.5e-9
<b>U0</b>	Mobility at TEMP = TNOM	Meter/Volt-sec	NMOS: 0.067  PMOS: 0.025
<b>UA</b>	1st-order mobility degradation coefficient	Meter/Volt	2.25e-9
<b>UB</b>	2nd-order mobility degradation coefficient	Meter/Volt <sup>2</sup>	5.87e-19
<b>UC</b>	Body effect of mobility degradation coefficient	Volt <sup>-1</sup>	Calculated
<b>VABJT</b>	Early voltage for bipolar current	Volt	10
<b>VBM</b>	Maximum body voltage	Volt	3.0
<b>VBSA</b>	Offset voltage	Volt	0.0
<b>VBS0FD</b>	Lower bound of built-in potential lowering for ideal FD operation	Volt	0.0
<b>VBS0PD</b>	Upper bound of built-in potential lowering for ideal FD operation	Volt	0.5
<b>VBX</b>	Vth transition body voltage	Volt	Calculated
<b>VDSATII0</b>	Nominal drain saturation voltage at threshold for impact ionization current	Volt	0.9
<b>VECB</b>	Electron tunneling on the conduction band	Volt	0.026
<b>VEVB</b>	Electron tunneling on the valence band	Volt	0.075
<b>VGB1</b>	3rd Vox-dependent parameter for gate current in inversion	Volt	300
<b>VGB2</b>	3rd Vox-dependent parameter for gate current in accumulation	Volt	17.0
<b>VOFF</b>	Offset voltage in the subthreshold region for large W and L	Volt	-0.08
<b>VOFFFD</b>	Smoothing parameter	None	0.0
<b>VOXH</b>	Limit of Vox in gate current calculation	Volt	5.0
<b>VREC0</b>	Voltage dependent parameter for recombination current	Volt	0.0
<b>VSAT</b>	Saturation velocity at TEMP = TNOM	Meter/sec	8.0e+4
<b>VTH0 (VTHO)</b>	Threshold voltage at Vbs = 0 for long wide device	Volt	Calculated

<b>VTUN0</b>	Voltage dependent parameter for tunneling current	Volt	0.0
<b>W0</b>	Narrow width parameter	Meter	2.5e-6
<b>WINT</b>	Width offset fitting parameter from I-V without bias	Meter	0.0
<b>WL</b>	Width reduction parameter	None	0.0
<b>WLC</b>	Width reduction parameter	None	0.0
<b>WLN</b>	Width reduction parameter	None	1.0
<b>WR</b>	Width offset from Weff for RDS calculation	None	1.0
<b>WTH0</b>	Minimum width for thermal resistance calculation	Meter	0.0
<b>WW</b>	Width reduction parameter	None	0.0
<b>WWC</b>	Width reduction parameter	None	0.0
<b>WWL</b>	Width reduction parameter	None	0.0
<b>WWLC</b>	Width reduction parameter	None	0.0
<b>WWN</b>	Width reduction parameter	None	1.0
<b>XRCRG1</b>	Parameter for distributed channel resistance effect for intrinsic input resistance	None	0.0
<b>XRCRG2</b>	Parameter to account for excess channel diffusion resistance for intrinsic input resistance	None	0.0

**Table 52: Level 57 MOSFET AC and Capacitance Model Parameters**

<b>Model Parameter</b>	<b>Description</b>	<b>Unit</b>	<b>Default</b>
<b>ACDE</b>	Exponential coefficient for charge thickness in CAPMOD=3 for accumulation and depletion regions	Meter/Volt	1.0
<b>ASD</b>	Source/drain bottom diffusion smoothing parameter	Volt	0.3
<b>CF</b>	Gate to source/drain fringing field capacitance	Farad/Meter	Calculated
<b>CGDL</b>	Lightly-doped drain-gate region overlap capacitance	Farad/Meter	0.0
<b>CGDO</b>	Non-LDD region drain-gate overlap capacitance per unit gate width	Farad/Meter	Calculated
<b>CGEO</b>	Gate-substrate overlap capacitance per unit gate width	Farad/Meter	0.0
<b>CGSL</b>	Lightly-doped source-gate region overlap capacitance	Farad/Meter	0.0
<b>CGSO</b>	Non-LDD region source-gate overlap capacitance per	Farad/Meter	Calculated

	unit gate width		
<b>CJSWG</b>	Zero-bias sidewall bulk junction capacitance	Farad/Meter <sup>2</sup>	1.0e-10
<b>CKAPPA</b>	Coefficient for lightly-doped region overlap capacitance	Volt	0.6
<b>CLC</b>	Constant term for the short-channel model	Meter	1.0e-8
<b>CLE</b>	Exponential term for the short-channel model	None	0.0
<b>CSDESW</b>	Source/drain sidewall fringing capacitance per unit length	Farad/Meter	0.0
<b>CSDMIN</b>	Source/drain bottom diffusion minimum capacitance	Farad	Calculated
<b>DELVT</b>	Threshold voltage adjust for C-V	Volt	0.0
<b>DLBG</b>	Length offset fitting parameter for back gate charge	Meter	0.0
<b>DLC</b>	Length offset fitting parameter for gate charge	Meter	LINT
<b>DLCB</b>	Length offset fitting parameter for body charge	Meter	0.0
<b>DWC</b>	Width offset fitting parameter from C-V	Meter	WINT
<b>FBODY</b>	Scaling factor for body charge	None	1.0
<b>LDIF0</b>	Channel length dependency coefficient of diffusion capacitance	None	1.0
<b>MJSWG</b>	Source/drain (gate side) sidewall junction capacitance grading coefficient	Volt	0.5
<b>MOIN</b>	Coefficient for the gate bias-dependent surface potential	Volt <sup>1/2</sup>	15.0
<b>NDIF</b>	Power coefficient of channel length dependency for diffusion capacitance	None	-1.0
<b>NOFF</b>	Switch to turn C-V on/off	None	1.0
<b>PBSWG</b>	Source/drain (gate side) sidewall junction capacitance built-in potential	Volt	0.7
<b>TT</b>	Diffusion capacitance transit time coefficient	Second	1.0e-12
<b>VSDFB</b>	Source/drain bottom diffusion capacitance flatband voltage	Volt	Calculated
<b>VSDTH</b>	Source/drain bottom diffusion capacitance threshold voltage	Volt	Calculated
<b>XPART</b>	Selector for gate capacitance drain versus source charge sharing coefficient  0, 0.4 = 40/60 0.5 = 50/50	None	0 (40/60)

	$\geq 1 = 0/100$ Any other value $< 1 = 40/60$		
--	---	--	--

**Table 53: Level 57 MOSFET Temperature Model Parameters**

Model Parameter	Description	Unit	Default
AT	Temperature coefficient of VSAT	Meter/sec	3.3e+4
CTH0	Normalized thermal capacitance	Meter- °C/Ohm- sec	1.0e-5
KT1	Temperature coefficient for the threshold voltage	Volt	-0.11
KT2	Body-bias coefficient of the threshold voltage temperature effect	None	0.022
KT1L	Channel length dependence of the temperature coefficient for the threshold voltage	Volt-Meter	0.0
NTRECF	Temperature coefficient for NRECF	None	0.0
NTRECR	Temperature coefficient for NRECR	None	0.0
PRT	Temperature coefficient for RDSW	Ohm- μMeter	0.0
RTH0	Normalized thermal resistance	Meter- °C/Ohm	0.0
TCJSWG	Temperature coefficient for CJSWG	°K <sup>-1</sup>	0.0
TNOM	Temperature at which parameters are extracted	°C	Circuit temperature
TPBSWG	Temperature coefficient for PBSWG	Volt/°K	0.0
UA1	Temperature coefficient for UA	Meter/Volt	4.31e-9
UB1	Temperature coefficient for UB	Meter <sup>2</sup> /Volt <sup>2</sup>	-7.61e-18
UC1	Temperature coefficient for UC	Vol <sup>t</sup> -1	Calculated
UTE	Mobility temperature exponent	None	-1.5
XBJT	Power dependence of JBJT on temperature	None	2.0
XDIF	Power dependence of JDIF on temperature	None	2.0
XREC	Power dependence of JREC on temperature	None	1.0
XTUN	Power dependence of JTUN on temperature	None	0.0

**Table 54: Level 57 MOSFET Noise Model Parameters**

Model Parameter	Description	Unit	Default
<b>AF</b>	Flicker noise exponent	None	1.0
<b>EF</b>	Flicker noise frequency exponent	None	1.0
<b>EM</b>	Flicker noise parameter	None	4.1e7
<b>KF</b>	Flicker noise coefficient	None	0.0
<b>NOIA</b>	Flicker noise parameter	None	NMOS: 1.0e20 PMOS: 9.9e18
<b>NOIB</b>	Flicker noise parameter	None	NMOS: 1.0e4 PMOS: 2.4e3
<b>NOIC</b>	Flicker noise parameter	None	NMOS: - 1.4e-12 PMOS: 1.4e-12
<b>NOIF</b>	Floating body excess noise ideality factor	None	1.0
<b>NTNOI</b>	Noise factor for short-channel devices (TNOIMOD = 0 or 2)	None	1.0
<b>RNOIA</b>	Thermal noise parameter	None	0.577
<b>RNOIB</b>	Thermal noise parameter	None	0.37
<b>TNOIA</b>	Coefficient of channel length dependence of total channel thermal noise	None	1.5
<b>TNOIB</b>	Channel length dependence parameter for channel thermal noise partitioning	None	3.5

**Table 55: Level 57 MOSFET Binning Model Parameters**

Model Parameter	Description	Unit	Default
<b>BINUNIT</b>	Binning unit selector	None	1.0
<b>LMIN</b>	Minimum channel length	Meter	0.0
<b>LMAX</b>	Maximum channel length	Meter	1.0



<b>WMIN</b>	Minimum channel width	Meter	0.0
<b>WMAX</b>	Maximum channel width	Meter	1.0

### Notes on BSIM3SOI Binning Adjustment

Binning is a way to extend a single device architecture by providing systematic variations on the device parameters. The philosophy is that when you vary the channel geometry, other parameters also change, in ways that can be completely characterized by the device manufacturer. The manufacturer or foundry provides a “design kit” that contains a set of .MODEL statements specifying the parameter settings for the different geometries. The design kit with the .MODEL statements can be included in the Nexxim design as a subcircuit.

1. A binning model is identified by giving the model name in the .MODEL statement the form *modelname.n*, where the entry *n* after the decimal point can be an integer or any other unique identifier. The MOSFET instance definition refers to the *modelname* without any extension. The netlist can contain any number of different binning models with the same base *modelname*. For example, three binning models could be named NMOSBSIM3.1, NMOSBSIM3.2, and NMOSBSIM3.3. The instance statement reference is NMOSBSIM3.

Each of the available binning models corresponds to a range of channel lengths and widths specified with the **LMIN**, **LMAX**, **WMIN**, and **WMAX** model parameters. The ranges must not overlap.

Each binning model typically specifies values for the model parameters that are related to the channel geometry variations.

2. The MOSFET instance statement must contain values for instance parameters **L** and **W**. The **L** and **W** parameters can be specified with variables so a sweep of binning models can be performed.
3. The simulator finds the binning model to which the following conditions BOTH apply:
  - The **LMIN** and **LMAX** model parameter range includes the value of instance parameter **L** (scaled by the instance parameter **SCALE**).
  - The **WMIN** and **WMAX** model parameter range includes the value of instance parameter **W** (scaled by the instance parameter **SCALE**).

If none of the available binning models matches the **L** and **W** instance parameters, simulation does not proceed.

4. Within a BSIM3 model, (binned or not) the binned model parameters are adjusted by the effective channel length and width. The formulas for the adjustment use the following symbols:

$N$  = value of the model parameter (e.g., **A0**).

$LN$  = value of the length dependence parameter (e.g., **LA0**).

WN = value of the width dependence parameter (e.g., **WA0**).

PN = value of the cross dependence parameter (e.g., **PA0**).

Leff = effective channel length (calculated from **L** using scale factors and other adjustments).

Weff = effective channel width (calculated from **W** using scale factors and other adjustments).

LREff = effective reference channel length (calculated from model parameter **LREF** using scale factors and other adjustments).

WREff = effective reference channel width (calculated from **WREF** using scale factors and other adjustments).

When model parameter **BINFLAG** is greater than 0.9 AND the model parameters **LREF** and **WREF** are both greater than 0:

$$\begin{aligned} \text{Value} &= N + LN*(1/Leff-1/LREff) \\ &+ WN*(1/Weff-1/WREff) \\ &+ PN*(1/(Leff-1/LREff) * (1/(Weff-1/WREff))) \end{aligned}$$

Otherwise:

$$\text{Value} = N + LN*(1/Leff) + WN*(1/Weff) + PN*(1/(Leff*Weff))$$

- When model parameter **BINUNIT** equals 1, the effective parameters (Leff, Weff, LREff, and WREff) are scaled to units of microns. By default (**BINUNIT** not equal to 1), units are meters.

**Table 56: Level 57 MOSFET Dependence Parameters**

Model Parameter	Description	Unit	Default
<b>Lnch</b>	Length dependence of Nch	None	0.0
<b>Wnch</b>	Width dependence of Nch	None	0.0
<b>Pnch</b>	Cross-term dependence of Nch	None	0.0
<b>Insub</b>	Length dependence of Nsub	None	0.0
<b>Wnsub</b>	Width dependence of Nsub	None	0.0
<b>Pnsub</b>	Cross-term dependence of Nsub	None	0.0
<b>Lngate</b>	Length dependence of Ngate	None	0.0
<b>Wngate</b>	Width dependence of Ngate	None	0.0
<b>Pngate</b>	Cross-term dependence of Ngate	None	0.0
<b>Lvth0 (lvtho)</b>	Length dependence of Vth0	None	0.0
<b>Wvth0 (lvtho)</b>	Width dependence of Vth0	None	0.0

<b>Pvth0 (lvtho)</b>	Cross-term dependence of Vth0	None	0.0
<b>Lk1</b>	Length dependence of K1	None	0.0
<b>Wk1</b>	Width dependence of K1	None	0.0
<b>Pk1</b>	Cross-term dependence of K1	None	0.0
<b>Lk2</b>	Length dependence of K2	None	0.0
<b>Wk2</b>	Width dependence of K2	None	0.0
<b>Pk2</b>	Cross-term dependence of K2	None	0.0
<b>Lk3</b>	Length dependence of K3	None	0.0
<b>Wk3</b>	Width dependence of K3	None	0.0
<b>Pk3</b>	Cross-term dependence of K3	None	0.0
<b>Lkb1</b>	Length dependence of KB1	None	0.0
<b>Wkb1</b>	Width dependence of KB1	None	0.0
<b>Pkb1</b>	Cross-term dependence of KB1	None	0.0
<b>Lk3b</b>	Length dependence of K3B	None	0.0
<b>Wk3b</b>	Width dependence of K3B	None	0.0
<b>Pk3b</b>	Cross-term dependence of K3B	None	0.0
<b>Lk1w1</b>	Length dependence of K1W1	None	0.0
<b>Wk1w1</b>	Width dependence of K1W1	None	0.0
<b>Pk1w1</b>	Cross-term dependence of K1W1	None	0.0
<b>Lk1w2</b>	Length dependence of K1W2	None	0.0
<b>Wk1w2</b>	Width dependence of K1W2	None	0.0
<b>Pk1w2</b>	Cross-term dependence of K1W2	None	0.0
<b>Lw0</b>	Length dependence of W0	None	0.0
<b>Ww0</b>	Width dependence of W0	None	0.0
<b>Pw0</b>	Cross-term dependence of W0	None	0.0
<b>Lnix</b>	Length dependence of Nix	None	0.0
<b>Wnix</b>	Width dependence of Nix	None	0.0
<b>Pnix</b>	Cross-term dependence of Nix	None	0.0
<b>Ldvt0</b>	Length dependence of DVT0	None	0.0
<b>Wdvt0</b>	Width dependence of DVT0	None	0.0
<b>Pdvt0</b>	Cross-term dependence of DVT0	None	0.0

<b>Ldvt1</b>	Length dependence of DVT1	None	0.0
<b>Wdvt1</b>	Width dependence of DVT1	None	0.0
<b>Pdvt1</b>	Cross-term dependence of DVT1	None	0.0
<b>Ldvt2</b>	Length dependence of DVT2	None	0.0
<b>Wdvt2</b>	Width dependence of DVT2	None	0.0
<b>Pdvt2</b>	Cross-term dependence of DVT2	None	0.0
<b>Ldvt0w</b>	Length dependence of DVT0W	None	0.0
<b>Wdvt0w</b>	Width dependence of DVT0W	None	0.0
<b>Pdvt0w</b>	Cross-term dependence of DVT0W	None	0.0
<b>Ldvt1w</b>	Length dependence of DVT1W	None	0.0
<b>Wdvt1w</b>	Width dependence of DVT1W	None	0.0
<b>Pdvt1w</b>	Cross-term dependence of DVT1W	None	0.0
<b>Ldvt2w</b>	Length dependence of DVT2W	None	0.0
<b>Wdvt2w</b>	Width dependence of DVT2W	None	0.0
<b>Pdvt2w</b>	Cross-term dependence of DVT2W	None	0.0
<b>Lu0</b>	Length dependence of U0	None	0.0
<b>Wu0</b>	Width dependence of U0	None	0.0
<b>Pu0</b>	Cross-term dependence of U0	None	0.0
<b>Lua</b>	Length dependence of UA	None	0.0
<b>Wua</b>	Width dependence of UA	None	0.0
<b>Pua</b>	Cross-term dependence of UA	None	0.0
<b>Lub</b>	Length dependence of UB	None	0.0
<b>Wub</b>	Width dependence of UB	None	0.0
<b>Pub</b>	Cross-term dependence of UB	None	0.0
<b>Luc</b>	Length dependence of UC	None	0.0
<b>Wuc</b>	Width dependence of UC	None	0.0
<b>Puc</b>	Cross-term dependence of UC	None	0.0
<b>Lvsat</b>	Length dependence of Vsat	None	0.0
<b>Wvsat</b>	Width dependence of Vsat	None	0.0
<b>Pvsat</b>	Cross-term dependence of Vsat	None	0.0
<b>La0</b>	Length dependence of A0	None	0.0
<b>Wa0</b>	Width dependence of A0	None	0.0

<b>Pa0</b>	Cross-term dependence of A0	None	0.0
<b>La1</b>	Length dependence of A1	None	0.0
<b>Wa1</b>	Width dependence of A1	None	0.0
<b>Pa1</b>	Cross-term dependence of A1	None	0.0
<b>La2</b>	Length dependence of A2	None	0.0
<b>Wa2</b>	Width dependence of A2	None	0.0
<b>Pa2</b>	Cross-term dependence of A2	None	0.0
<b>Lb0</b>	Length dependence of B0	None	0.0
<b>Wb0</b>	Width dependence of B0	None	0.0
<b>Pb0</b>	Cross-term dependence of B0	None	0.0
<b>Lb1</b>	Length dependence of B1	None	0.0
<b>Wb1</b>	Width dependence of B1	None	0.0
<b>Pb1</b>	Cross-term dependence of B1	None	0.0
<b>Lags</b>	Length dependence of Ags	None	0.0
<b>Wags</b>	Width dependence of Ags	None	0.0
<b>Pags</b>	Cross-term dependence of Ags	None	0.0
<b>Lketa</b>	Length dependence of KETA	None	0.0
<b>Wketa</b>	Width dependence of KETA	None	0.0
<b>Pketa</b>	Cross-term dependence of KETA	None	0.0
<b>Lketas</b>	Length dependence of KETAS	None	0.0
<b>Wketas</b>	Width dependence of KETAS	None	0.0
<b>Pketas</b>	Cross-term dependence of KETAS	None	0.0
<b>Lrdsw</b>	Length dependence of RDSW	None	0.0
<b>Wrds</b>	Width dependence of RDSW	None	0.0
<b>Prdsw</b>	Cross-term dependence of RDSW	None	0.0
<b>Lprwb</b>	Length dependence of PRWB	None	0.0
<b>Wprwb</b>	Width dependence of PRWB	None	0.0
<b>Pprwb</b>	Cross-term dependence of PRWB	None	0.0
<b>Lprwg</b>	Length dependence of PRWG	None	0.0
<b>Wprwg</b>	Width dependence of PRWG	None	0.0
<b>Pprwg</b>	Cross-term dependence of PRWG	None	0.0

<b>Lwr</b>	Length dependence of WR	None	0.0
<b>Wwr</b>	Width dependence of WR	None	0.0
<b>Pwr</b>	Cross-term dependence of WR	None	0.0
<b>Lnfactor</b>	Length dependence of NFACTOR	None	0.0
<b>Wnfactor</b>	Width dependence of NFACTOR	None	0.0
<b>Pnfactor</b>	Cross-term dependence of NFACTOR	None	0.0
<b>Ldwb</b>	Length dependence of DWB	None	0.0
<b>Wdwb</b>	Width dependence of DWB	None	0.0
<b>Pdwb</b>	Cross-term dependence of DWB	None	0.0
<b>Ldwg</b>	Length dependence of DWG	None	0.0
<b>Wdwg</b>	Width dependence of DWG	None	0.0
<b>Pdwg</b>	Cross-term dependence of DWG	None	0.0
<b>Lvoff</b>	Length dependence of Voff	None	0.0
<b>Wvoff</b>	Width dependence of Voff	None	0.0
<b>Pvoff</b>	Cross-term dependence of Voff	None	0.0
<b>Leta0</b>	Length dependence of ETA0	None	0.0
<b>Weta0</b>	Width dependence of ETA0	None	0.0
<b>Peta0</b>	Cross-term dependence of ETA0	None	0.0
<b>Letab</b>	Length dependence of ETAB	None	0.0
<b>Wetab</b>	Width dependence of ETAB	None	0.0
<b>Petab</b>	Cross-term dependence of ETAB	None	0.0
<b>Ldsub</b>	Length dependence of DSUB	None	0.0
<b>Wdsub</b>	Width dependence of DSUB	None	0.0
<b>Pdsub</b>	Cross-term dependence of DSUB	None	0.0
<b>Lcit</b>	Length dependence of CIT	None	0.0
<b>Wcit</b>	Width dependence of CIT	None	0.0
<b>Pcit</b>	Cross-term dependence of CIT	None	0.0
<b>Lcdsc</b>	Length dependence of CDSC	None	0.0
<b>Wcdsc</b>	Width dependence of CDSC	None	0.0
<b>Pcdsc</b>	Cross-term dependence of CDSC	None	0.0
<b>Lcdscb</b>	Length dependence of CDSCB	None	0.0
<b>Wcdscb</b>	Width dependence of CDSCB	None	0.0

<b>Pcdscb</b>	Cross-term dependence of CDSCB	None	0.0
<b>Lcdscd</b>	Length dependence of CDSCD	None	0.0
<b>Wcdscd</b>	Width dependence of CDSCD	None	0.0
<b>Pcdscd</b>	Cross-term dependence of CDSCD	None	0.0
<b>Lpclm</b>	Length dependence of PCLM	None	0.0
<b>Wpclm</b>	Width dependence of PCLM	None	0.0
<b>Ppclm</b>	Cross-term dependence of PCLM	None	0.0
<b>Lpdiblc1</b>	Length dependence of PDIBLC1	None	0.0
<b>Wpdiblc1</b>	Width dependence of PDIBLC1	None	0.0
<b>Ppdiblc1</b>	Cross-term dependence of PDIBLC1	None	0.0
<b>Lpdiblc2</b>	Length dependence of PDIBLC2	None	0.0
<b>Wpdiblc2</b>	Width dependence of PDIBLC2	None	0.0
<b>Ppdiblc2</b>	Cross-term dependence of PDIBLC2	None	0.0
<b>Lpdiblcb</b>	Length dependence of PDIBLCB	None	0.0
<b>Wpdiblcb</b>	Width dependence of PDIBLCB	None	0.0
<b>Ppdiblcb</b>	Cross-term dependence of PDIBLCB	None	0.0
<b>LdrouT</b>	Length dependence of DROUT	None	0.0
<b>WdrouT</b>	Width dependence of DROUT	None	0.0
<b>PdrouT</b>	Cross-term dependence of DROUT	None	0.0
<b>Lpvag</b>	Length dependence of PVAG	None	0.0
<b>Wpvag</b>	Width dependence of PVAG	None	0.0
<b>Ppvag</b>	Cross-term dependence of PVAG	None	0.0
<b>Ldelta</b>	Length dependence of DELTA	None	0.0
<b>Wdelta</b>	Width dependence of DELTA	None	0.0
<b>Pdelta</b>	Cross-term dependence of DELTA	None	0.0
<b>Lalpha0</b>	Length dependence of ALPHA0	None	0.0
<b>Walpha0</b>	Width dependence of ALPHA0	None	0.0
<b>Palpha0</b>	Cross-term dependence of ALPHA0	None	0.0
<b>Lfbjtii</b>	Length dependence of FBJTII	None	0.0
<b>Wfbjtii</b>	Width dependence of FBJTII	None	0.0
<b>Pfbjtii</b>	Cross-term dependence of FBJTII	None	0.0

<b>Lbeta0</b>	Length dependence of BETA0	None	0.0
<b>Wbeta0</b>	Width dependence of BETA0	None	0.0
<b>Pbeta0</b>	Cross-term dependence of BETA0	None	0.0
<b>Lbeta1</b>	Length dependence of BETA1	None	0.0
<b>Wbeta1</b>	Width dependence of BETA1	None	0.0
<b>Pbeta1</b>	Cross-term dependence of BETA1	None	0.0
<b>Lbeta2</b>	Length dependence of BETA2	None	0.0
<b>Wbeta2</b>	Width dependence of BETA2	None	0.0
<b>Pbeta2</b>	Cross-term dependence of BETA2	None	0.0
<b>Lvdsatii0</b>	Length dependence of VDSATII0	None	0.0
<b>Wvdsatii0</b>	Width dependence of VDSATII0	None	0.0
<b>Pvdsatii0</b>	Cross-term dependence of VDSATII0	None	0.0
<b>Lii</b>	Length dependence of LII	None	0.0
<b>Wii</b>	Width dependence of LII	None	0.0
<b>Pii</b>	Cross-term dependence of LII	None	0.0
<b>Lesatii</b>	Length dependence of ESATII	None	0.0
<b>Wesatii</b>	Width dependence of ESATII	None	0.0
<b>Pesatii</b>	Cross-term dependence of ESATII	None	0.0
<b>Lsii0</b>	Length dependence of SII0	None	0.0
<b>Wsii0</b>	Width dependence of SII0	None	0.0
<b>Psii0</b>	Cross-term dependence of SII0	None	0.0
<b>Lsii1</b>	Length dependence of SII1	None	0.0
<b>Wsii1</b>	Width dependence of SII1	None	0.0
<b>Psii1</b>	Cross-term dependence of SII1	None	0.0
<b>Lsii2</b>	Length dependence of SII2	None	0.0
<b>Wsii2</b>	Width dependence of SII2	None	0.0
<b>Psii2</b>	Cross-term dependence of SII2	None	0.0
<b>Lsiid</b>	Length dependence of SIID	None	0.0
<b>Wsiid</b>	Width dependence of SIID	None	0.0
<b>Psiid</b>	Cross-term dependence of SIID	None	0.0
<b>Lagidl</b>	Length dependence of AGIDL	None	0.0
<b>Wagidl</b>	Width dependence of AGIDL	None	0.0



<b>Pagidl</b>	Cross-term dependence of AGIDL	None	0.0
<b>Lbgidl</b>	Length dependence of BGIDL	None	0.0
<b>Wbgidl</b>	Width dependence of BGIDL	None	0.0
<b>Pbgidl</b>	Cross-term dependence of BGIDL	None	0.0
<b>Lngidl</b>	Length dependence of NGIDL	None	0.0
<b>Wngidl</b>	Width dependence of NGIDL	None	0.0
<b>Pngidl</b>	Cross-term dependence of NGIDL	None	0.0
<b>Lntun</b>	Length dependence of Ntun	None	0.0
<b>Wntun</b>	Width dependence of Ntun	None	0.0
<b>Pntun</b>	Cross-term dependence of Ntun	None	0.0
<b>Lndiode</b>	Length dependence of Ndiode	None	0.0
<b>Wndiode</b>	Width dependence of Ndiode	None	0.0
<b>Pndiode</b>	Cross-term dependence of Ndiode	None	0.0
<b>Lnrecf0</b>	Length dependence of Nrecf0	None	0.0
<b>Wnrecf0</b>	Width dependence of Nrecf0	None	0.0
<b>Pnrecf0</b>	Cross-term dependence of Nrecf0	None	0.0
<b>Lnrecr0</b>	Length dependence of Nrecr0	None	0.0
<b>Wnrecr0</b>	Width dependence of Nrecr0	None	0.0
<b>Pnrecr0</b>	Cross-term dependence of Nrecr0	None	0.0
<b>Lisbjt</b>	Length dependence of Isbjt	None	0.0
<b>Wisbjt</b>	Width dependence of Isbjt	None	0.0
<b>Pisbjt</b>	Cross-term dependence of Isbjt	None	0.0
<b>Lisdif</b>	Length dependence of Isdif	None	0.0
<b>Wisdif</b>	Width dependence of Isdif	None	0.0
<b>Pisdif</b>	Cross-term dependence of Isdif	None	0.0
<b>Lisrec</b>	Length dependence of Isrec	None	0.0
<b>Wisrec</b>	Width dependence of Isrec	None	0.0
<b>Pisrec</b>	Cross-term dependence of Isrec	None	0.0
<b>Listun</b>	Length dependence of Istun	None	0.0
<b>Wistun</b>	Width dependence of Istun	None	0.0
<b>Pistun</b>	Cross-term dependence of Istun	None	0.0

<b>Lvrec0</b>	Length dependence of Vrec0	None	0.0
<b>Wvrec0</b>	Width dependence of Vrec0	None	0.0
<b>Pvrec0</b>	Cross-term dependence of Vrec0	None	0.0
<b>Lvtun0</b>	Length dependence of Vtun0	None	0.0
<b>Wvtun0</b>	Width dependence of Vtun0	None	0.0
<b>Pvtun0</b>	Cross-term dependence of Vtun0	None	0.0
<b>Lnbjt</b>	Length dependence of Nbjt	None	0.0
<b>Wnbjt</b>	Width dependence of Nbjt	None	0.0
<b>Pnbjt</b>	Cross-term dependence of Nbjt	None	0.0
<b>Llbjt0</b>	Length dependence of LBJT0	None	0.0
<b>Wlbjt0</b>	Width dependence of LBJT0	None	0.0
<b>Plbjt0</b>	Cross-term dependence of LBJT0	None	0.0
<b>Lvabjt</b>	Length dependence of Vabjt	None	0.0
<b>Wvabjt</b>	Width dependence of Vabjt	None	0.0
<b>Pvabjt</b>	Cross-term dependence of Vabjt	None	0.0
<b>Laely</b>	Length dependence of AELY	None	0.0
<b>Waely</b>	Width dependence of AELY	None	0.0
<b>Paely</b>	Cross-term dependence of AELY	None	0.0
<b>Lahly</b>	Length dependence of AHLY	None	0.0
<b>Wahly</b>	Width dependence of AHLY	None	0.0
<b>Pahly</b>	Cross-term dependence of AHLY	None	0.0
<b>Lxj</b>	Length dependence of XJ	None	0.0
<b>Wxj</b>	Width dependence of XJ	None	0.0
<b>Pxj</b>	Cross-term dependence of XJ	None	0.0
<b>Lalphagb1</b>	Length dependence of ALPHAGB1	None	0.0
<b>Walphagb1</b>	Width dependence of ALPHAGB1	None	0.0
<b>Palphagb1</b>	Cross-term dependence of ALPHAGB1	None	0.0
<b>Lalphagb2</b>	Length dependence of ALPHAGB2	None	0.0
<b>Walphagb2</b>	Width dependence of ALPHAGB2	None	0.0
<b>Palphagb2</b>	Cross-term dependence of ALPHAGB2	None	0.0
<b>Lbetagb1</b>	Length dependence of BETAGB1	None	0.0
<b>Wbetagb1</b>	Width dependence of BETAGB1	None	0.0

<b>Pbetagb1</b>	Cross-term dependence of BETAGB1	None	0.0
<b>Lbetagb2</b>	Length dependence of BETAGB2	None	0.0
<b>Wbetagb2</b>	Width dependence of BETAGB2	None	0.0
<b>Pbetagb2</b>	Cross-term dependence of BETAGB2	None	0.0
<b>Lntrecf</b>	Length dependence of Ntrecf	None	0.0
<b>Wntrecf</b>	Width dependence of Ntrecf	None	0.0
<b>Pntrecf</b>	Cross-term dependence of Ntrecf	None	0.0
<b>Lntrecr</b>	Length dependence of Ntrecr	None	0.0
<b>Wntrecr</b>	Width dependence of Ntrecr	None	0.0
<b>Pntrecr</b>	Cross-term dependence of Ntrecr	None	0.0
<b>Lxbjt</b>	Length dependence of XBJT	None	0.0
<b>Wxbjt</b>	Width dependence of XBJT	None	0.0
<b>Pxbjt</b>	Cross-term dependence of XBJT	None	0.0
<b>Lxdif</b>	Length dependence of XDIF	None	0.0
<b>Wxdif</b>	Width dependence of XDIF	None	0.0
<b>Pxdif</b>	Cross-term dependence of XDIF	None	0.0
<b>Lxrec</b>	Length dependence of XTUN	None	0.0
<b>Wxrec</b>	Width dependence of XTUN	None	0.0
<b>Pxrec</b>	Cross-term dependence of XTUN	None	0.0
<b>Lcgdl</b>	Length dependence of CGDL	None	0.0
<b>Wcgdl</b>	Width dependence of CGDL	None	0.0
<b>Pcgdl</b>	Cross-term dependence of CGDL	None	0.0
<b>Lcgsl</b>	Length dependence of CGSL	None	0.0
<b>Wcgsl</b>	Width dependence of CGSL	None	0.0
<b>Pcgsl</b>	Cross-term dependence of CGSL	None	0.0
<b>Lckappa</b>	Length dependence of CKAPPA	None	0.0
<b>Wckappa</b>	Width dependence of CKAPPA	None	0.0
<b>Pckappa</b>	Cross-term dependence of CKAPPA	None	0.0
<b>Lute</b>	Length dependence of UTE	None	0.0
<b>Wute</b>	Width dependence of UTE	None	0.0
<b>Pute</b>	Cross-term dependence of UTE	None	0.0

<b>Lkt1</b>	Length dependence of KT1	None	0.0
<b>Wkt1</b>	Width dependence of KT1	None	0.0
<b>Pkt1</b>	Cross-term dependence of KT1	None	0.0
<b>Lkt2</b>	Length dependence of KT2	None	0.0
<b>Wkt2</b>	Width dependence of KT2	None	0.0
<b>Pkt2</b>	Cross-term dependence of KT2	None	0.0
<b>Lkt1l</b>	Length dependence of KT1L	None	0.0
<b>Wkt1l</b>	Width dependence of KT1L	None	0.0
<b>Pkt1l</b>	Cross-term dependence of KT1L	None	0.0
<b>Lua1</b>	Length dependence of UA1	None	0.0
<b>Wua1</b>	Width dependence of UA1	None	0.0
<b>Pua1</b>	Cross-term dependence of UA1	None	0.0
<b>Lub1</b>	Length dependence of UB1	None	0.0
<b>Wub1</b>	Width dependence of UB1	None	0.0
<b>Pub1</b>	Cross-term dependence of UB1	None	0.0
<b>Luc1</b>	Length dependence of UC1	None	0.0
<b>Wuc1</b>	Width dependence of UC1	None	0.0
<b>Puc1</b>	Cross-term dependence of UC1	None	0.0
<b>Lat</b>	Length dependence of AT	None	0.0
<b>Wat</b>	Width dependence of AT	None	0.0
<b>Pat</b>	Cross-term dependence of AT	None	0.0
<b>Lprt</b>	Length dependence of PRT	None	0.0
<b>Wprt</b>	Width dependence of PRT	None	0.0
<b>Pprt</b>	Cross-term dependence of PRT	None	0.0
<b>Lnigc</b>	Length dependence of NIGC	None	0.0
<b>Wnigc</b>	Width dependence of NIGC	None	0.0
<b>Pnigc</b>	Cross-term dependence of NIGC	None	0.0
<b>Laigc</b>	Length dependence of AIGC	None	0.0
<b>Waigc</b>	Width dependence of AIGC	None	0.0
<b>Paigc</b>	Cross-term dependence of AIGC	None	0.0
<b>Lbigc</b>	Length dependence of B IGC	None	0.0
<b>Wbigc</b>	Width dependence of BIGC	None	0.0

<b>Pbigc</b>	Cross-term dependence of BIGC	None	0.0
<b>Lcigc</b>	Length dependence of CIGC	None	0.0
<b>Wcigc</b>	Width dependence of CIGC	None	0.0
<b>Pcigc</b>	Cross-term dependence of CIGC	None	0.0
<b>Laigsd</b>	Length dependence of AIGSD	None	0.0
<b>Waigsd</b>	Width dependence of AIGSD	None	0.0
<b>Paigsd</b>	Cross-term dependence of AIGSD	None	0.0
<b>Lbigsd</b>	Length dependence of BIGSD	None	0.0
<b>Wbigsd</b>	Width dependence of BIGSD	None	0.0
<b>Pbigsd</b>	Cross-term dependence of BIGSD	None	0.0
<b>Lcigsd</b>	Length dependence of CIGSD	None	0.0
<b>Wcigsd</b>	Width dependence of CIGSD	None	0.0
<b>Pcigsd</b>	Cross-term dependence of CIGSD	None	0.0
<b>Lpigcd</b>	Length dependence of PIGCD	None	0.0
<b>Wpigcd</b>	Width dependence of PIGCD	None	0.0
<b>Ppigcd</b>	Cross-term dependence of PIGCD	None	0.0
<b>Lpoxedge</b>	Length dependence of POXEDGE	None	0.0
<b>Wpoxedge</b>	Width dependence of POXEDGE	None	0.0
<b>Ppoxedge</b>	Cross-term dependence of POXEDGE	None	0.0
<b>Lxrcrg1</b>	Length dependence of XRRCRG1	None	0.0
<b>Wxrcrg1</b>	Width dependence of XRRCRG1	None	0.0
<b>Pxrcrg1</b>	Cross-term dependence of XRRCRG1	None	0.0
<b>Lxrcrg2</b>	Length dependence of XRRCRG2	None	0.0
<b>Wxrcrg2</b>	Width dependence of XRRCRG2	None	0.0
<b>Pxrcrg2</b>	Cross-term dependence of XRRCRG2	None	0.0
<b>Lvsdfb</b>	Length dependence of VSDFB	None	0.0
<b>Wvsdfb</b>	Width dependence of VSDFB	None	0.0
<b>Pvsdfb</b>	Cross-term dependence of VSDFB	None	0.0
<b>Lvsdth</b>	Length dependence of VSDTH	None	0.0
<b>Wvsdth</b>	Width dependence of VSDTH	None	0.0
<b>Pvsdth</b>	Cross-term dependence of VSDTH	None	0.0

<b>Ldelvt</b>	Length dependence of DELVT	None	0.0
<b>Wdelvt</b>	Width dependence of DELVT	None	0.0
<b>Pdelvt</b>	Cross-term dependence of DELVT	None	0.0
<b>Lacde</b>	Length dependence of ACDE	None	0.0
<b>Wacde</b>	Width dependence of ACDE	None	0.0
<b>Pacde</b>	Cross-term dependence of ACDE	None	0.0
<b>Lmoin</b>	Length dependence of MOIN	None	0.0
<b>Wmoin</b>	Width dependence of MOIN	None	0.0
<b>Pmoin</b>	Cross-term dependence of MOIN	None	0.0
<b>Lnoff</b>	Length dependence of Noff	None	0.0
<b>Wnoff</b>	Width dependence of Noff	None	0.0
<b>Pnoff</b>	Cross-term dependence of Noff	None	0.0

### BSIM3-SOI MOSFET Model Netlist Example


```
.MODEL mossoil NMOS LEVEL=57
+Tnom=27.0 capmod=3 mobmod=1
+Nch=1e+16 Tox=5E-08 Xj=3.85E-08
+Lint=9.36e-8 Wint=0
+Vth0= .779 K1=1.04 K2= -3.83e-2 K3=50
+Dvt0= 2.812 Dvt1= 0.462 Dvt2=-9.17e-2
+Nlx= 3.52291E-08 W0= 1.163e-6
+K3b= 2.233
+Vsat= 86301.58 Ua= 6.47e-9 Ub= 4.23e-18 Uc=-4.706281E-11
+U0=400 wr=1
+A0= .3496967 Ags=.1 B0=0.546 B1= 1
+ Dwg = -6.0E-09 Dw b = -3.56E-09 Prwb = -.213
+Keta=-3.605872E-02 A1= 2.778747E-02 A2= .9
+Voff=-6.735529E-02 NFactor= 1.139926 Cit= 1.622527E-04
+cj=0.00042 mj=0.5 pb=1.0
```

---

```
+cjsw=9e-12 mjsw=0.33 pbsw=1.0
+cjswg=9e-12 mjswg=0.33 pbswg=1.0
+cgsl=5.0e-10 ckappa=0.6
+cgdl=3.6e-10
+cf=0.0 cgso=5.2e-10 cgdo=5.2e-10
+cgbo=4.0e-10
+Cdsc=2.4e-4
+Cdscb= 0 Dvt0w = 0 Dvt1w = 0 Dvt2w = 0
+Cdscd = 0 Prwg = 0
+dlc=9.36e-8 dwc=0.0
+Eta0= 1.0281729E-02 Etab=-5.042203E-03
+Dsub= .31871233
+Pclm= 1.114846 Pdiblc1= 2.45357E-03 Pdiblc2= 6.406289E-03
+Drout= .31871233 Pscbe1= 5000000 Pscbe2= 5E-09
+Pdiblc b = -.234
+Pvag= 0 delta=0.01
+Wl = 0 Ww =0 Wwl = 0
+Wln = 0 Wwn = .2613948 Ll =0.0
+Lw = 0 Lwl = 0 Lln = .316394
+Lwn = 0
+kt1=-.3 kt2=-.051
+At= 22400
+Ute=-1.48
+Ua1= 3.31E-10 Ub1= 2.61E-19 Uc1= -3.42e-10
+Kt1l=0 Prt=764.3
+xpart=0.2
+JS =1e-2 JSW=0
```

+VFBCV=-1 VFB=-1

## MOSFET Instance, RPI Poly-Si TFT Model (Level 62)



### Poly-Si TFT MOSFET Instance Netlist Syntax

RPI Poly-Si TFT MOSFET instances use the following netlist syntax:

```
Mxxxx nd ng ns modelname [L=length] [W=width]
[NRD=val] [NRS=val] [M=val]
```

*nd* is the drain node, *ng* is the gate node, and *ns* is the source node of the MOSFET. *modelname* is the name of a Level 62 MOSFET model defined in a .MODEL statement elsewhere in the netlist.

**Table 57: Level 62 MOSFET Instance Parameters**

Instance Parameter	Description	Unit	Default
<b>L</b>	Physical gate length	Meter	1e-4
<b>M</b>	Multiplier: simulates parallel transistors	None	1.0
<b>NRD</b>	Relative resistivity of the drain	Ohm/square	1.0 (If HDIF>0.0, NRD defaults to 0.0)
<b>NRS</b>	Relative resistivity of the source	Ohm/square	1.0



			(If HDIF>0.0, NRS defaults to 0.0)
<b>W</b>	Physical gate width	Meter	1e-4

### Netlist Example

```
M213 55 56 57 mos62
```

## RPI Poly-Si TFT MOSFET Model, LEVEL=62

### Netlist Syntax

The syntax for a LEVEL 62 MOSFET model is:

```
.MODEL modelname NMOS LEVEL=62 [parameter=val] ...
```

or

```
.MODEL modelname PMOS LEVEL=62 [parameter=val] ...
```

*modelname* is the name used by MOSFET instances to refer to this .MODEL statement. The **LEVEL=62** entry selects the RPI AIM-SPICE MOS16 Polysilicon thin-film transistor (Poly-Si TFT) MOSFET model.

**Table 58: LEVEL=62 MOSFET Model Parameters**


Model Parameter	Description	Unit	Default
<b>LEVEL=62</b>	Selects RPI AIM-SPICE MOS16 Poly-Si TFT MOSFET model	None	1
<b>VERSION</b>	Version number	None	1.0
<b>ACM</b>	Area calculation method	None	0
<b>AF</b>	Flicker noise exponent	None	1.0
<b>ASAT</b>	Proportionality constant of VSAT	None	1.0
<b>AT</b>	DIBL parameter 1	Meter/Volt	3.0e-8
<b>BLK</b>	Leakage barrier lower constant	None	0.001
<b>BT</b>	DIBL parameter 2	Volt-Meter	1.9e-6
<b>CAPMOD</b>	Capacitance model selector	None	0
<b>CGDO</b>	Gate-drain overlap capacitance per meter channel width	Farad/Meter	Not used if not provided
<b>CGSO</b>	Gate-source overlap capacitance per meter	Farad/Meter	Not used if not

	channel width		provided
<b>CLK (I0)</b>	Leakage scaling constant	Amp/Meter	6.0
<b>CT</b>	ALPHASAT length coefficient		0.0
<b>DASAT</b>	Temperature coefficient of ASAT	°C <sup>-1</sup>	0.0
<b>DD</b>	Vds field constant	Meter	1400e-10
<b>DELTA</b>	Transition width parameter	None	4.0
<b>DG</b>	Transition width parameter	Meter	2000e-10
<b>DMU1</b>	Temperature coefficient of MU1	cm <sup>2</sup> /Volt-sec-°C	0.0
<b>DVT</b>	Difference between VON and VTO	Volt	0.0
<b>DVTO (DVT0)</b>	Temperature coefficient of DVT		0.0
<b>EB</b>	Barrier height of diode	electron-Volt	0.68
<b>EPS</b>	Substrate dielectric constant		11.0
<b>ETA</b>	Subthreshold ideality factor	None	7.0
<b>ETAC0</b>	Capacitance subthreshold ideality factor at zero drain bias	None	ETA
<b>ETAC00</b>	Capacitance subthreshold coefficient of drain bias	Volt <sup>-1</sup>	0.0
<b>HDIF</b>	Length of heavily-doped idffusion region	Meter	0.0
<b>I00</b>	Reverse diode saturation current	Amp/Meter	150
<b>INTDSNOD</b>	Intrinsic source and drain flag	None	0.0
<b>ISUBMOD</b>	Channel length modulation flag	None	0.0
<b>KSS</b>	Fractions of channel resistance (small signal parameter)	None	0.0
<b>L0</b>	Length at which ALPHASAT saturates	Meter	0.0
<b>LAMBDA</b>	Channel length modulation parameter		0.048
<b>LASAT</b>	Coefficient for length dependence of ASAT	Meter	0.0
<b>LD</b>	Lateral diffucion into channel	Meter	Not used if not present
<b>LDIF</b>	Length of heavily doped diffusion region	Meter	0.0
<b>LKINK</b>	Kink effect constant	Meter	19.0e-6
<b>LMLT</b>	Shrink factor	None	1.0
<b>LMS</b>	MS length coefficient		0.0

<b>LS</b>	Channel length modulation		35.0e-9
<b>LU0</b>	MU0 length coefficient		0.0
<b>LU1</b>	Low field mobility length coefficient		0.0
<b>MC</b>	Capacitance knee shape parameter	None	3.0
<b>ME (MS)</b>	Long channel transition		2.5
<b>META</b>	ETA floating body		1.0
<b>METO</b>	Fringing field constant	None	0.0
<b>MINME</b>	Minimum of ME		2.0
<b>MINR</b>	Minimum resistance	Ohm	0.1
<b>MK (MKINK)</b>	Kink effect exponent	None	1.3
<b>MMU (M)</b>	Low field mobility exponent	None	1.7
<b>MSS</b>	Vdse transition		1.5
<b>MU0</b>	High field mobility	cm <sup>2</sup> /Volt-sec	100
<b>MU1</b>	Low field mobility parameter	cm <sup>2</sup> /Volt-sec	0.0022
<b>MUS</b>	Subthreshold mobility	cm <sup>2</sup> /Volt-sec	1.0
<b>RD</b>	Drain resistance	Ohm	0.0
<b>RDC</b>	Drain contact ohmic resistance	Ohm	0.0
<b>RDX</b>	Resistance in series with Cgd	Ohm	0.0
<b>RS</b>	Source resistance	Ohm	0.0
<b>RSC</b>	Source contact ohmic resistance	Ohm	0.0
<b>RSH</b>	Sheet resistance	Ohm	0.0
<b>RSX</b>	Resistance in series with Cgs	Ohm	0.0
<b>SCALEM</b>	Length and width scale factor	None	1.0
<b>SCALERPI</b>	Scaling selector		0.0
<b>SIGMA</b>	Minimum leakage		1.0e-14
<b>THETA</b>	Mobility modulation		0.0
<b>TNOM</b>	Temperature at which parameters are extracted	°C	27
<b>TOX</b>	Thin-oxide thickness	Meter	1.0e-7
<b>TRISE</b>	Temperature rise from ambient		0.0
<b>VFB</b>	Flatband voltage	Volt	NMOS: -3.0 PMOS: 3.0

<b>VKINK</b>	Kink effect voltage	Volt	9.1
<b>VMAX</b>	Carrier saturation velocity		4.0e4
<b>VON</b>	On-state voltage	Volt	0.0
<b>VP</b>	CLM voltage	Volt	0.2
<b>VSI (VSIGMA)</b>	Above threshold DIBL (Vgs dependence parameter)	Volt	2.0
<b>VST (VSIGMAT)</b>	Above threshold DIBL (Vgs dependence parameter)	Volt	2.0
<b>VTO (VT0)</b>	Zero-bias threshold voltage	Volt	Not used if not present
<b>WD</b>	Width of lateral diffusion	Meter	0.0
<b>WMLT</b>	Width shrink factor		1.0
<b>XJ</b>	Junction depth	Meter	1.5e-7
<b>XL</b>	Correction for mask etch effect		0.0
<b>XW</b>	Correction for mask etch effect		0.0
<b>ZEROC</b>	Flag for capacitance calculation in CAPMOD=1  0 = calculate capacitance 1 = set capacitance to 0	None	0

## MOSFET Instance, Philips MOS11 Version 1100 Model (Level 63)



## Philips MOS11 MOSFET Instance Netlist Syntax

Philips MOS11 Level 1100, 11010 (1101 physical), and 11011 (1101 binned) MOSFETs are grouped as HSPICE™ Level 63. Philips MOS11 instances all use the following netlist syntax:

```
Mxxxx nd ng ns [nb] modelname [[L=length] [[W=width]
[AD=val] [AS=val] [PD=val] [PS=val]
[DTA=val] [MULT=val] [DTEMP=val]
```

*nd* is the drain node, *ng* is the gate node, *ns* is the source node, and *nb* is the bulk or substrate node of the MOSFET. *modelname* is the name of a Level 63 MOSFET model defined in a .MODEL statement elsewhere in the netlist.

When the option **WL** is in effect (on the .OPTION statement), the syntax becomes:

```
Mxxxx nd ng ns [nb] modelname [width] [length]
[AD=val] [AS=val] [PD=val] [PS=val]
[DTA=val] [MULT=val] [DTEMP=val]
```

**Table 59: Level 63 MOSFET Instance Parameters**

Instance Parameter	Description	Unit	Default
<b>AD</b>	Drain diffusion area	Meter <sup>2</sup>	0.0
<b>AS</b>	Source diffusion area	Meter <sup>2</sup>	0.0
<b>DTA</b>	Temperature offset of the device with respect to $T_A$	°C	0.0
<b>DTEMP</b>	Difference between element and circuit temperatures	°C	0.0
<b>L</b>	Physical gate length	Meter	2.0e-6
<b>MULT</b>	Multiplier: simulates parallel transistors	None	1.0
<b>PD</b>	Drain perimeter	Meter	0.0
<b>PS</b>	Source perimeter	Meter	0.0
<b>W</b>	Physical gate width	Meter	1.0e-5

### Netlist Example

```
M213 55 56 57 mos11_3 dtemp=3
```

## Philips MOS1100 MOSFET Model, Level 63, Version 1100

The syntax for a Level 63 Philips MOS1100 MOSFET model is:

```
.MODEL modelName NMOS LEVEL=63 [VERSION=1100] [parameter=val]
...
```

or

```
.MODEL modelName PMOS LEVEL=63 [VERSION=1100] [parameter=val]
...
```

*modelName* is the name used by MOSFET instances to refer to this .MODEL statement. The **LEVEL=63** entry selects the Philips MOS11 MOSFET model. The **VERSION** parameter selects among the 1100, 1101 physical scaling, and 1101 binned scaling versions of the MOS11 model. **VERSION=1100** selects the MOS1100 model. See "[Philips MOS1101 Version 11010 Physical MOSFET Model, \(Level 63\)](#)" on page 24-49 and "[Philips MOS1101 Binned MOSFET Model, Level 63, Version 11011](#)" on page 24-56 for information on those MOSFET models.

**Table 60: Level 63 Version 1100 MOSFET Model Parameters**

Model Parameter	Description	Unit	Default
<b>LEVEL</b>	63 is required to select the Philips MOS11 MOSFET model	Integer	1 (default if LEVEL parameter is omitted)
<b>VERSION</b>	Philips version selector 1100 selects the Philips MOS Model 11, Philips Level 1100	Integer	1100
<b>A1R</b>	Weak-avalanche current factor for the reference transistor at the reference temperature	None	6.0
<b>A2R</b>	Weak-avalanche current exponent for the reference transistor	Volt	38.0
<b>A3R</b>	Factor of drain-source voltage above which weak-avalanche occurs, for the reference transistor	None	1.0
<b>ALPEXP</b>	Exponent of length dependence of $\alpha_R$	None	1.0
<b>ALPR</b>	Channel length modulation factor for the reference transistor	None	0.01
<b>BACC</b>	Probability factor for intrinsic gate tunneling current in accumulation	Volt	48.0
<b>BETSQ</b>	Gain factor for an infinite square transistor at the reference temperature	Amp/Volt <sup>2</sup>	NMOS: 3.709e-4 PMOS: 1.15e-

			4
<b>BINV</b>	Probability factor for intrinsic gate tunneling current in inversion	Volt	48.0
<b>COL</b>	Gate overlap capacitance per unit channel length	Farad/Meter	3.2e-10
<b>ETABET (ETABETR)</b>	Exponent of temperature dependence of gain factor	None	NMOS: 1.3 PMOS: 0.5
<b>ETAMOBR</b>	Effective field parameter for dependence on depletion/inversion charge for the reference transistor	None	NMOS: 1.4 PMOS: 3.0
<b>ETAPH</b>	Exponent of temperature dependence of $\Theta_{SR}$ for the reference temperature	None	1.75
<b>ETAR</b>	Exponent of temperature dependence of $\Theta_R$	None	NMOS: 0.95 PMOS: 0.4
<b>ETASAT</b>	Exponent of temperature dependence of $\Theta_{SAT}$	None	NMOS: 1.04 PMOS: 0.86
<b>FBET1</b>	Relative mobility decrease due to 1st lateral profile	None	0.0
<b>FBET2</b>	Relative mobility decrease due to 2nd lateral profile	None	0.0
<b>GATENOISE</b>	Flag for inclusion or exclusion of induced gate thermal noise	None	0.0
<b>IGACCR</b>	Gain factor for intrinsic gate tunneling current in accumulation for the reference transistor	Amp/Volt <sup>2</sup>	0.0
<b>IGINVR</b>	Gain factor for intrinsic gate tunneling current in inversion for the reference transistor	Amp/Volt <sup>2</sup>	0.0
<b>IGOVR</b>	Gain factor for source/drain overlap current for the reference transistor	Amp/Volt <sup>2</sup>	0.0
<b>KOR</b>	Body effect factor for the reference transistor	Volt <sup>1/2</sup>	0.5
<b>KOV</b>	Body effect factor for the source/drain overlap extensions	Volt <sup>1/2</sup>	2.5
<b>KPINV</b>	Inverse of body effect factor of the polysilicon gate	Volt <sup>1/2</sup>	0.0
<b>LAP</b>	Effective channel length reduction per side due to the lateral diffusion of the source/drain dopant ions	Meter	4.0e-8

<b>LER</b>	Effective channel length of the reference transistor	Meter	1.0e-6
<b>LMIN (LLMIN)</b>	Minimum effective channel length in technology, used for calculation of smoothing factor m.	Meter	1.5e-7
<b>LP1</b>	Characteristic length of the 1st lateral profile	Meter	8.0e-7
<b>LP2</b>	Characteristic length of the 2nd lateral profile	Meter	8.0e-7
<b>LVAR</b>	Difference between the actual length and the programmed polysilicon gate length	Meter	0.0
<b>MOEXP</b>	Exponent of length dependence of $M_0$	None	1.34
<b>MOR</b>	Parameter for short-channel subthreshold slope for the reference transistor	None	0.0
<b>NFAR</b>	1st flicker noise coefficient for the reference transistor	1/Volt-Meter <sup>4</sup>	1.573e22
<b>NFBR</b>	2nd flicker noise coefficient for the reference transistor	1/Volt-Meter <sup>2</sup>	4.752e8
<b>NFCR</b>	3rd flicker noise coefficient for the reference transistor	1/Volt	0.0
<b>NT (NTR)</b>	Thermal noise coefficient at the actual temperature	Joule	1.656e-20
<b>NUEXP</b>	Exponent of the temperature dependence of the parameter $\nu$	None	NMOS: 5.25 PMOS: 3.23
<b>NUR</b>	Exponent of the field dependence of the mobility model minus 1 (i.e., $\nu - 1$ ) at the reference temperature	None	1.0
<b>PHIBR</b>	Surface potential at the onset of strong inversion at the reference temperature	Volt	0.95
<b>SDIBLEXP</b>	Exponent of the length dependence of $\sigma_{DIBL}$	None	1.35
<b>SDIBLO</b>	Drain-induced barrier lowering parameter for the reference transistor	Volt <sup>1/2</sup>	NMOS: 2.0e-3 PMOS: 1.0e-3
<b>SL2KO</b>	2nd coefficient of the length dependence of $K_0$	Volt <sup>1/2</sup> -Meter <sup>2</sup>	0.0
<b>SL2PHIB</b>	2nd coefficient of the length dependence of $\psi_B$	Volt-Meter <sup>2</sup>	0.0
<b>SLA1</b>	Coefficient of length dependence of $a_1$	Meter	0.0
<b>SLA2</b>	Coefficient of length dependence of $a_2$	Volt-Meter	0.0
<b>SLA3</b>	Coefficient of length dependence of $a_3$	Meter	0.0



<b>SLALP</b>	Coefficient of length dependence of $\alpha_R$	None	1.0
<b>SLKO</b>	Coefficient of length dependence of $K_O$	Volt <sup>1/2</sup> -Meter	0.0
<b>SLPHIB</b>	Coefficient of the length dependence of $\psi_B$	Volt-Meter	0.0
<b>SLSSF</b>	Coefficient of length dependence of $\sigma_{SF}$	Meter	1.0e-6
<b>SLTHESAT</b>	Coefficient of length dependence of $\Theta_{SAT}$	None	1.0
<b>SSFR</b>	Static feedback parameter for the reference transistor	Volt <sup>1/2</sup>	6.25e-3
<b>STA1</b>	Temperature dependence coefficient of $A_1$	$^{\circ}K^{-1}$	0.0
<b>STETAMOB</b>	Temperature dependence coefficient of $\eta_{MOB}$	$^{\circ}K^{-1}$	0.0
<b>STVFB</b>	Coefficient of temperature dependence of $V_{FB}$	Volt/ $^{\circ}K$	5.0e-4
<b>SWA1</b>	Coefficient of width dependence of $a_1$	Meter	0.0
<b>SWA2</b>	Coefficient of width dependence of $a_2$	Volt-Meter	0.0
<b>SWA3</b>	Coefficient of width dependence of $a_3$	Meter	0.0
<b>SWALP</b>	Coefficient of width dependence of $\alpha_R$	Meter	0.0
<b>SWETAMOB</b>	Width dependence coefficient of $\eta_{MOB}$	Meter	0.0
<b>SWKO</b>	Coefficient of width dependence of $K_O$	Volt <sup>1/2</sup> -Meter	0.0
<b>SWPHIB</b>	Width dependence coefficient of $\psi_B$	Volt-Meter	0.0
<b>SWSSF</b>	Width dependence coefficient of $\sigma_{SF}$	Meter	0.0
<b>SWTHEPH</b>	Width dependence coefficient of $\Theta_{SR}$	Meter	0.0
<b>SWTHER</b>	Width dependence coefficient of $\Theta_R$	Meter	0.0
<b>SWTHESAT</b>	Width dependence coefficient of $\Theta_{SAT}$	Meter	0.0
<b>SWTHESR</b>	Width dependence coefficient of $\Theta_{SR}$	Meter	0.0
<b>SWTHETH</b>	Width dependence coefficient of $\Theta_{TH}$	Meter	0.0
<b>THEPHR</b>	Coefficient of the mobility reduction due to phonon scattering for the reference transistor at the reference temperature	Volt <sup>-1</sup>	NMOS: 1.29e-2 PMOS: 1.0e-3
<b>THER1</b>	Numerator of the gate voltage dependent part of series resistance for the reference transistor	Volt	0.0
<b>THER2</b>	Denominator of the gate voltage dependent part of series resistance for the reference transistor	Volt	1.0
<b>THERR</b>	Coefficient of the series resistance for the reference transistor at the reference temperature	Volt <sup>-1</sup>	NMOS: 0.155 PMOS: 0.08

<b>THESATEXP</b>	Exponent of the length dependence of $\Theta_{SAT}$	None	1.0
<b>THESATR</b>	Velocity saturation parameter due to optical/acoustic phonon scattering for the reference transistor at the reference temperature	Volt <sup>-1</sup>	NMOS: 0.5 PMOS: 0.2
<b>THESRR</b>	Coefficient of the mobility reduction due to surface roughness scattering for the reference transistor at the reference temperature	Volt <sup>-1</sup>	NMOS: 0.4 PMOS: 0.73
<b>THETHEXP</b>	Exponent of the length dependence of $\Theta_{TH}$	None	1.0
<b>THETHR</b>	Coefficient of self-heating for the reference transistor at the reference temperature	Volt <sup>-3</sup>	1.0e-3
<b>TOX</b>	Gate oxide layer thickness	Meter	3.2e-9
<b>TR</b>	Temperature at which the parameters for the reference transistor is determined	°C	21.0
<b>VFBOV</b>	Flatband voltage for the source/drain overlap extensions	Volt	0.0
<b>VFBR (VFB)</b>	Flatband voltage for the reference transistor at the reference temperature	Volt	-1.05
<b>VP</b>	Characteristic voltage for channel length modulation	Volt	0.05
<b>WER</b>	Effective channel width of the reference transistor	Meter	1.0e-5
<b>WOT</b>	Effective reduction of the channel width per side due to the lateral diffusion of the channel stop dopant ions	Meter	0.0
<b>WVAR</b>	Difference between the actual width and the programmed field oxide opening	Meter	0.0

**Table 61: Level 63 MOSFET JUNCAP Model Parameters**


<b>Model Parameter</b>	<b>Description</b>	<b>Unit</b>	<b>Default</b>
<b>CJBR</b>	Bottom junction capacitance at $V=V_R$	Farad/Meter <sup>2</sup>	1.00e-12
<b>CJGR</b>	Gate edge-junction capacitance at $V=V_R$	Farad/Meter	1.00e-12
<b>CJSR</b>	Sidewall junction capacitance at $V=V_R$	Farad/Meter	1.00e-

			12
<b>JSDBR</b>	Bottom saturation-current density due to diffusion from back contact	Amp/Meter <sup>2</sup>	1.00e-3
<b>JSDGR</b>	Gate-edge saturation-current density due to diffusion from back contact	Amp/Meter	1.00e-3
<b>JSDSR</b>	Sidewall saturation-current density due to diffusion from back contact	Amp/Meter	1.00e-3
<b>JSGBR</b>	Bottom saturation-current density due to electron-hole generation at $V=V_R$	Amp/Meter <sup>2</sup>	1.00e-3
<b>JSGGR</b>	Gate-edge saturation-current density due to electron-hole generation at $V=V_R$	Amp/Meter	1.00e-3
<b>JSGSR</b>	Sidewall saturation-current density due to electron-hole generation at $V=V_R$	Amp/Meter	1.00e-3
<b>NB</b>	Emission coefficient of the bottom forward current	None	1.0
<b>NG</b>	Emission coefficient of the gate-edge forward current	None	1.0
<b>NS</b>	Emission coefficient of the sidewall forward current	None	1.0
<b>PB</b>	Bottom junction grading coefficient	None	0.40
<b>PG</b>	Gate edge junction grading coefficient	None	0.40
<b>PS</b>	Sidewall junction grading coefficient	None	0.40
<b>VDBR</b>	Diffusion voltage of the bottom junction at $T=T_R$	Volt	1.00
<b>VB</b>	Reverse breakdown voltage	Volt	0.9
<b>VDGR</b>	Diffusion voltage of the gate edge junction at $T=T_R$	Volt	1.00
<b>VDSR</b>	Diffusion voltage of the sidewall junction at $T=T_R$	Volt	1.00
<b>VR</b>	Voltage at which parameters have been determined	Volt	0.0

### Philips MOS11 MOSFET Model Netlist Example

```
.MODEL mos11_3 PMOS
```

## MOSFET Instance, Philips MOS1101 Version 11010 Physical Model (Level 63)



### Philips MOS11010 Physical MOSFET Instance Netlist Syntax

Philips MOS11 Level 1100, 11010 (1101 physical), and 11011 (1101 binned) MOSFET models are grouped as HSPICE™ Level 63. All Philips MOS11 instances use the following netlist syntax:

```
Mxxxx nd ng ns [nb] modelname [[L=length] [[W=width]
[AD=val] [AS=val] [PD=val] [PS=val]
[DTA=val] [MULT=val] [DTEMP=val]
```

*nd* is the drain node, *ng* is the gate node, *ns* is the source node, and *nb* is the bulk or substrate node of the MOSFET. *modelname* is the name of a Level 63 MOSFET model defined in a .MODEL statement elsewhere in the netlist.

When the option **WL** is in effect (on the .OPTION statement), the syntax becomes:

```
Mxxxx nd ng ns [nb] modelname [width] [length]
[AD=val] [AS=val] [PD=val] [PS=val]
[DTA=val] [MULT=val] [DTEMP=val]
```

All Philips MOS11 MOSFETs use the same set of instance parameters. See ["MOSFET Instance, Philips MOS11 Version 1100 Model \(Level 63\)"](#) on page 24-40 for details on the instance parameters for all Level 63 MOSFETs.

## Philips MOS1101 Version 11010 Physical MOSFET Model, (Level 63)

The Philips MOS Model 11 Version 11010 uses the physical geometry scaling rules. The syntax for a Philips MOS1100 MOSFET model (HSPICE™ Level 63, Version 11010) is:

```
.MODEL modelname NMOS LEVEL=63 VERSION=11010 [parameter=val] ...
```

or

```
.MODEL modelname PMOS LEVEL=63 VERSION=11010 [parameter=val] ...
```

*modelname* is the name used by MOSFET instances to refer to this .MODEL statement. The **LEVEL=63** entry selects the Philips MOS11 MOSFET model. The **VERSION** parameter selects among the 1100, 11010 physical geometry scaling, and 11011 binned geometry scaling versions of the MOS11 model. **VERSION=11010** selects the Philips Level 11010 (MOS1101) physical scaling model.

See "[Philips MOS1100 MOSFET Model, Level 63, Version 1100](#)" on page 24-41 for information on that MOSFET model.

See "[Philips MOS1101 Binned MOSFET Model, Level 63, Version 11011](#)" on page 24-56 for information on that MOSFET model.

**Table 62: Level 63, Version 11010 MOSFET Model Parameters**

Model Parameter	Description	Unit	Default
<b>LEVEL</b>	Level=63 selects the Philips MOS11 MOSFET model	Integer	1 (default if LEVEL parameter is omitted)
<b>VERSION</b>	Philips version selector 11010 is required to select the Philips MOS Model 11, Level 1101 (physical geometry scaling rules)	Integer	1100
<b>A1R</b>	Weak-avalanche current factor for the reference transistor at the reference temperature	None	6.0
<b>A2R</b>	Weak-avalanche current exponent for the reference transistor	Volt	38.0
<b>A3R</b>	Factor of drain-source voltage above which weak-avalanche occurs, for the reference transistor	None	1.0
<b>AGIDLR</b>	Gain factor for gate-induced drain leakage current for the actual transistor	Amp/Volt <sup>3</sup>	0.0

<b>ALPEXP</b>	Exponent of length dependence of $\alpha_R$	None	1.0
<b>ALPR</b>	Channel length modulation factor for the reference transistor	None	0.01
<b>BACC</b>	Probability factor for intrinsic gate tunneling current in accumulation	Volt	48
<b>BETSQ</b>	Gain factor for an infinite square transistor at the reference temperature	Amp/Volt <sup>2</sup>	NMOS: 3.709e-4 PMOS: 1.15e-4
<b>BGIDL</b>	Probability factor for gate-induced drain leakage current at the reference temperature	Volt	41.0
<b>BINV</b>	Probability factor for intrinsic gate tunneling reference current in inversion	Volt	NMOS: 48 PMOS: 87.5
<b>CGIDL</b>	Factor for the lateral field dependence of the gate-induced drain leakage current	None	0.0
<b>COL</b>	Gate overlap capacitance	Farad	3.2e-16
<b>ETABETR (ETABET)</b>	Exponent of temperature dependence of gain factor	None	NMOS: 1.3 PMOS: 0.5
<b>ETAMOBR</b>	Effective field parameter for dependence on depletion/inversion charge for the reference transistor	None	NMOS: 1.4 PMOS: 3.0
<b>ETAPH</b>	Exponent of temperature dependence of $\Theta_{SR}$ for the reference temperature	None	NMOS: 1.35 PMOS: 3.75
<b>ETAR</b>	Exponent of temperature dependence of $\Theta_R$	None	NMOS: 0.95 PMOS: 0.4
<b>ETASR</b>	Exponent of temperature dependence of $\Theta_{SR}$	None	NMOS: 0.65 PMOS: 0.5
<b>ETASAT</b>	Exponent of temperature dependence of $\Theta_{SAT}$	None	NMOS: 1.04 PMOS: 0.86
<b>FBET1</b>	Relative mobility decrease due to 1st lateral profile	None	0.0
<b>FBET2</b>	Relative mobility decrease due to 2nd lateral profile	None	0.0
<b>GATENOISE</b>	Flag for inclusion or exclusion of induced gate thermal noise	None	0.0

<b>IGACCR</b>	Gain factor for intrinsic gate tunneling current in accumulation for the reference transistor	Amp/Volt <sup>2</sup>	0.0
<b>IGINVR</b>	Gain factor for intrinsic gate tunneling current in inversion for the reference transistor	Amp/Volt <sup>2</sup>	0.0
<b>IGOVR</b>	Gain factor for source/drain overlap current for the reference transistor	Amp/Volt <sup>2</sup>	0.0
<b>KOR</b>	Body effect factor for the reference transistor	Volt <sup>1/2</sup>	0.5
<b>KOV</b>	Body effect factor for the source/drain overlap extensions	Volt <sup>1/2</sup>	2.5
<b>KPINV</b>	Inverse of body effect factor of the polysilicon gate	Volt <sup>1/2</sup>	0.0
<b>LAP</b>	Effective channel length reduction per side due to the lateral diffusion of the source/drain dopant ions	Meter	4.0e-8
<b>LMIN (LLMIN)</b>	Minimum effective channel length in technology, used for calculation of smoothing factor m.	Meter	1.5e-7
<b>LP1</b>	Characteristic length of the 1st lateral profile	Meter	8.0e-7
<b>LP2</b>	Characteristic length of the 2nd lateral profile	Meter	8.0e-7
<b>LVAR</b>	Difference between the actual length and the programmed polysilicon gate length	Meter	0.0
<b>MOEXP</b>	Exponent of length dependence of $M_O$	None	1.34
<b>MOO</b>	Parameter for short-channel threshold slope	None	0.0
<b>MOR</b>	Parameter for short-channel subthreshold slope for the reference transistor	None	0.0
<b>NFAR</b>	1st flicker noise coefficient for the reference transistor	1/Volt-Meter <sup>4</sup>	NMOS: 1.573e23  PMOS: 3.825e24
<b>NFBR</b>	2nd flicker noise coefficient for the reference transistor	1/Volt-Meter <sup>2</sup>	NMOS: 4.752e9  PMOS: 1.015e9
<b>NFCR</b>	3rd flicker noise coefficient for the reference transistor	1/Volt	NMOS: 0.0 PMOS: 7.3e-8
<b>NT</b>	Thermal noise coefficient at the actual temperature	Joule	1.656e-20
<b>NUEXP</b>	Exponent of the temperature dependence of the parameter $v$	None	NMOS: 5.25

			PMOS: 3.23
<b>NU</b>	Exponent of the field dependence of the mobility model minus 1 (i.e., $\nu - 1$ ) at the reference temperature	None	2.0
<b>PHIBR</b>	Surface potential at the onset of strong inversion at the reference temperature	Volt	0.95
<b>SDIBLEXP</b>	Exponent of the length dependence of $\sigma_{DIBL}$	None	1.35
<b>SDIBLO</b>	Drain-induced barrier lowering parameter for the reference transistor	Volt <sup>1/2</sup>	1.0e-4
<b>SL2KO</b>	2nd coefficient of the length dependence of $K_0$	None	0.0
<b>SL2PHIB</b>	2nd coefficient of the length dependence of $\psi_B$	None	0.0
<b>SLA1</b>	Coefficient of length dependence of $a_1$	None	0.0
<b>SLA2</b>	Coefficient of length dependence of $a_2$	None	0.0
<b>SLA3</b>	Coefficient of length dependence of $a_3$	None	0.0
<b>SLALP</b>	Coefficient of length dependence of $\alpha_R$	None	1.0
<b>SLETABET</b>	Coefficient of length dependence of $\eta_{BR}$	None	0.0
<b>SLKO</b>	Coefficient of length dependence of $K_0$	None	0.0
<b>SLPHIB</b>	Coefficient of the length dependence of $\psi_B$	None	0.0
<b>SLSSF</b>	Coefficient of length dependence of $\sigma_{SF}$	Meter	1.0
<b>SLTHESAT</b>	Coefficient of length dependence of $\Theta_{SAT}$	None	1.0
<b>SSFR</b>	Static feedback parameter for the reference transistor	Volt <sup>1/2</sup>	6.25e-3
<b>STA1</b>	Temperature dependence coefficient of $a_1$	°K <sup>-1</sup>	0.0
<b>STBGIDL</b>	Coefficient of the temperature dependence of $B_{GIDL}$	Volt/°K	-3.638e-4
<b>STETAMOB</b>	Temperature dependence coefficient of $\eta_{MOB}$	°K <sup>-1</sup>	0.0
<b>STPHIB</b>	Coefficient of temperature dependence of $\psi_B$	Volt/°K	-8.5e-4
<b>STVFB</b>	Coefficient of temperature dependence of $V_{FB}$	Volt/°K	5.0e-4
<b>SWA1</b>	Coefficient of width dependence of $a_1$	None	0.0
<b>SWA2</b>	Coefficient of width dependence of $a_2$	None	0.0
<b>SWA3</b>	Coefficient of width dependence of $a_3$	None	0.0
<b>SWALP</b>	Coefficient of width dependence of $\alpha_R$	None	0.0
<b>SWETAMOB</b>	Width dependence coefficient of $\eta_{MOB}$	None	0.0
<b>SWKO</b>	Coefficient of width dependence of $K_0$	None	0.0



<b>SWPHIB</b>	Width dependence coefficient of $\psi_B$	None	0.0
<b>SWSSF</b>	Width dependence coefficient of $\sigma_{SF}$	None	0.0
<b>SWTHEPH</b>	Width dependence coefficient of $\Theta_{SR}$	None	0.0
<b>SWTHER</b>	Width dependence coefficient of $\Theta_R$	None	0.0
<b>SWTHESAT</b>	Width dependence coefficient of $\Theta_{SAT}$	None	0.0
<b>SWTHESR</b>	Width dependence coefficient of $\Theta_{SR}$	None	0.0
<b>SWTHETH</b>	Width dependence coefficient of $\Theta_{TH}$	None	0.0
<b>THEPHR</b>	Coefficient of the mobility reduction due to phonon scattering for the reference transistor at the reference temperature	Volt <sup>-1</sup>	NMOS: 1.29e-2 PMOS: 1e-3
<b>THER1</b>	Numerator of the gate voltage dependent part of series resistance for the reference transistor	Volt	0.0
<b>THER2</b>	Denominator of the gate voltage dependent part of series resistance for the reference transistor	Volt	1.0
<b>THERR</b>	Coefficient of the series resistance for the reference transistor at the reference temperature	Volt <sup>-1</sup>	NMOS: 0.155 PMOS: 0.08
<b>THESATEXP</b>	Exponent of the length dependence of $\Theta_{SAT}$	None	1.0
<b>THESATR</b>	Velocity saturation parameter due to optical/acoustic phonon scattering for the reference transistor at the reference temperature	Volt <sup>-1</sup>	NMOS: 0.5 PMOS: 0.2
<b>THESRR</b>	Coefficient of the mobility reduction due to surface roughness scattering for the reference transistor at the reference temperature	Volt <sup>-1</sup>	NMOS: 0.4 PMOS: 0.73
<b>THETHEXP</b>	Exponent of the length dependence of $\Theta_{TH}$	None	1.0
<b>THETHR</b>	Coefficient of self-heating for the reference transistor at the reference temperature	Volt <sup>-3</sup>	NMOS: 1.0e-3 PMOS: 0.5e-3
<b>TOX</b>	Gate oxide layer thickness	Meter	3.2e-9
<b>TR</b>	Temperature at which the parameters for the reference transistor are determined	°C	21.0
<b>VFBOV</b>	Flatband voltage for the source/drain overlap extensions	Volt	0.0
<b>VFB (VFBR)</b>	Flatband voltage for the reference transistor at the reference temperature	Volt	-1.05
<b>VP</b>	Characteristic voltage for channel length	Volt	0.05


	modulation		
<b>WOT</b>	Effective reduction of the channel width per side due to the lateral diffusion of the channel stop dopant ions	Meter	0.0
<b>WVAR</b>	Difference between the actual width and the programmed field oxide opening	Meter	0.0

**Table 63: Level 63 MOSFET JUNCAP Model Parameters**

<b>Model Parameter</b>	<b>Description</b>	<b>Unit</b>	<b>Default</b>
<b>CJBR</b>	Bottom junction capacitance at $V=V_R$	Farad/Meter <sup>2</sup>	1.00e-12
<b>CJGR</b>	Gate edge-junction capacitance at $V=V_R$	Farad/Meter	1.00e-12
<b>CJSR</b>	Sidewall junction capacitance at $V=V_R$	Farad/Meter	1.00e-12
<b>JSDBR</b>	Bottom saturation-current density due to diffusion from back contact	Amp/Meter <sup>2</sup>	1.00e-3
<b>JSDGR</b>	Gate-edge saturation-current density due to diffusion from back contact	Amp/Meter	1.00e-3
<b>JSDSR</b>	Sidewall saturation-current density due to diffusion from back contact	Amp/Meter	1.00e-3
<b>JSGBR</b>	Bottom saturation-current density due to electron-hole generation at $V=V_R$	Amp/Meter <sup>2</sup>	1.00e-3
<b>JSGGR</b>	Gate-edge saturation-current density due to electron-hole generation at $V=V_R$	Amp/Meter	1.00e-3
<b>JSGSR</b>	Sidewall saturation-current density due to electron-hole generation at $V=V_R$	Amp/Meter	1.00e-3
<b>NB</b>	Emission coefficient of the bottom forward current	None	1.0
<b>NG</b>	Emission coefficient of the gate-edge forward current	None	1.0
<b>NS</b>	Emission coefficient of the sidewall forward current	None	1.0
<b>PB</b>	Bottom junction grading coefficient	None	0.40
<b>PG</b>	Gate edge junction grading coefficient	None	0.40

<b>PS</b>	Sidewall junction grading coefficient	None	0.40
<b>VDBR</b>	Diffusion voltage of the bottom junction at $T=T_R$	Volt	1.00
<b>VB</b>	Reverse breakdown voltage	Volt	0.9
<b>VDGR</b>	Diffusion voltage of the gate edge junction at $T=T_R$	Volt	1.00
<b>VDSR</b>	Diffusion voltage of the sidewall junction at $T=T_R$	Volt	1.00
<b>VR</b>	Voltage at which parameters have been determined	Volt	0.0

## MOSFET Instance, Philips MOS1101 Version 11011 Binned Model (Level 63)



### Philips MOS11011 Binned MOSFET Instance Netlist Syntax

Philips MOS11 Level 1100, 11010 (1101 physical), and 11011 (1101 binned) MOSFET models are grouped as HSPICE™ Level 63. All Philips MOS11 instances use the following netlist syntax:

```
Mxxxx nd ng ns [nb] modelname [[L=]length] [[W=]width]
[AD=val] [AS=val] [PD=val] [PS=val] [DTA=val]
[MULT=val] [DTEMP=val]
```

*nd* is the drain node, *ng* is the gate node, *ns* is the source node, and *nb* is the bulk or substrate node of the MOSFET. *modelname* is the name of a Level 63 MOSFET model defined in a .MODEL statement elsewhere in the netlist.

When the option **WL** is in effect (on the .OPTION statement), the syntax becomes:

```
Mxxxx nd ng ns [nb] modelname [width] [length]
[AD=val] [AS=val] [PD=val] [PS=val]
[DTA=val] [MULT=val] [DTEMP=val]
```

All Philips MOS11 MOSFETs use the same set of instance parameters. See "[MOSFET Instance, Philips MOS11 Version 1100 Model \(Level 63\)](#)" on page 24-40 for details on the instance parameters for all Level 63 MOSFETs.

## Philips MOS1101 Binned MOSFET Model, Level 63, Version 11011

The Philips MOS Model 11, Version 11010 uses the binning geometry scaling rules. The syntax for a Philips MOS11011 Binned Scaling MOSFET model (HSPICE™ Level 63, Version 11011) is:

```
.MODELmodelname NMOS LEVEL=63 VERSION=11011 [parameter=val] ...
```

or

```
.MODELmodelname PMOS LEVEL=63 VERSION=11011 [parameter=val] ...
```

*modelname* is the name used by MOSFET instances to refer to this .MODEL statement. The **LEVEL=63** entry selects the Philips MOS11 MOSFET model. The **VERSION** parameter selects among the 1100, 11010 physical geometry scaling, and 11011 binned geometry scaling versions of the MOS11 model. **VERSION=11011** selects the MOS11011 Binned model. See "[Philips MOS1101 Version 11010 Physical MOSFET Model, \(Level 63\)](#)" on page 24-49 and "[Philips MOS1100 MOSFET Model, Level 63, Version 1100](#)" on page 24-41 for information on those MOSFET models.

**Table 64: Level 63 VERSION=11011 MOSFET Model Parameters**

Model Parameter	Description	Unit	Default
<b>LEVEL</b>	63 is required to select the Philips MOS11 MOSFET model	Integer	1 (default if LEVEL parameter is omitted)
<b>VERSION</b>	Philips version selector 11011 is required to select the	Integer	1100

	Philips MOS Model 11, Level 1101 (binning geometry scaling rules)		
<b>GATENOISE</b>	Flag for inclusion or exclusion of induced gate thermal noise	None	0
<b>KOV</b>	Body effect factor for the source/drain overlap extensions	Volt <sup>1/2</sup>	2.5
<b>KPINV</b>	Inverse of body effect factor of the polysilicon gate	Volt <sup>1/2</sup>	0.0
<b>LAP</b>	Effective channel length reduction per side due to the lateral diffusion of the source/drain dopant ions	Meter	4.0e-8
<b>LVAR</b>	Difference between the actual length and the programmed polysilicon gate length	Meter	0.0
<b>NT</b>	Thermal noise coefficient at the reference temperature	Joule	1.656e-20
<b>NU</b>	Exponent of the field dependence of the mobility model at the reference temperature	None	2.0
<b>PLA1</b>	Coefficient for the length dependent part of $a_1$	None	0.0
<b>PLA2</b>	Coefficient for the length dependent part of $a_2$	Volt	0.0
<b>PLA3</b>	Coefficient for the length dependent part of $a_3$	None	0.0
<b>PLAGIDL</b>	Coefficient for the length dependent part of $a_{GIDL}$	Amp/Volt <sup>3</sup>	0.0
<b>PLALP</b>	Coefficient for the length dependent part of $\alpha$	None	0.0
<b>PLBACC</b>	Coefficient for the length dependent part of $B_{ACC}$	Volt	0.0
<b>PLBGIDL</b>	Coefficient for the length dependent part of $B_{GIDL}$	Volt	0.0
<b>PLBET</b>	Coefficient for the length dependent part of $\beta$	Amp-Volt <sup>-2</sup>	0.0
<b>PLBINV</b>	Coefficient for the length dependent part of $B_{INV}$	Volt	0.0
<b>PLCGDO</b>	Coefficient for the length dependent	Farad	0.0

	part of $C_{GDO}$		
<b>PLCGIDL</b>	Coefficient for the length dependent part of $C_{GIDL}$	None	0.0
<b>PLCGSO</b>	Coefficient for the length dependent part of $C_{GSO}$	Farad	0.0
<b>PLCOX</b>	Coefficient for the length dependent part of $C_{OX}$	Farad	0.0
<b>PLETAMOB</b>	Coefficient for the length dependent part of $\eta_{MOB}$	None	0.0
<b>PLIGACC</b>	Coefficient for the length dependent part of $I_{GACC}$	Amp/Volt <sup>2</sup>	0.0
<b>PLIGINV</b>	Coefficient for the length dependent part of $I_{GINV}$	Amp/Volt <sup>2</sup>	0.0
<b>PLIGOV</b>	Coefficient for the length dependent part of $I_{GOV}$	Amp/Volt <sup>2</sup>	0.0
<b>PLKO</b>	Coefficient for the length dependent part of $K_O$	Volt <sup>1/2</sup>	0.0
<b>PLMEXP</b>	Coefficient for the length dependent part of $1/m$	None	0.0
<b>PLMO</b>	Coefficient for the length dependent part of $M_O$	None	0.0
<b>PLNFA</b>	Coefficient for the length dependent part of $NF_A$	1/Volt-Meter <sup>4</sup>	0.0
<b>PLNFB</b>	Coefficient for the length dependent part of $NF_B$	1/Volt-Meter <sup>2</sup>	0.0
<b>PLNFC</b>	Coefficient for the length dependent part of $NF_C$	1/Volt	0.0
<b>PLPHIB</b>	Coefficient for the length dependent part of $\psi_B$	Volt	0.0
<b>PLSDIBL</b>	Coefficient for the length dependent part of $\sigma_{DIBL}$	Volt <sup>-1/2</sup>	0.0
<b>PLSSF</b>	Coefficient for the length dependent part of $\sigma_{SF}$	Volt <sup>-1/2</sup>	0.0
<b>PLTA1</b>	Coefficient for the length dependent part of $ST_{A1}$	°K <sup>-1</sup>	0.0
<b>PLTBGIDL</b>	Coefficient for the length dependent part of $STB_{GIDL}$	Volt/°K	0.0

<b>PLTETABET</b>	Coefficient for the length dependent part of $\eta_{BET}$	None	0.0
<b>PLTETAMOB</b>	Coefficient for the length dependent part of $\eta_{MOB}$	$^{\circ}K^{-1}$	0.0
<b>PLTETAPH</b>	Coefficient for the length dependent part of $\eta_{PH}$	None	0.0
<b>PLTETAR</b>	Coefficient for the length dependent part of $\eta_R$	None	0.0
<b>PLTETASAT</b>	Coefficient for the length dependent part of $\eta_{SAT}$	None	0.0
<b>PLTETASR</b>	Coefficient for the length dependent part of $\eta_{SR}$	None	0.0
<b>PLTHEPH</b>	Coefficient for the length dependent part of $\Theta_{PH}$	Volt <sup>-1</sup>	0.0
<b>PLTHER</b>	Coefficient for the length dependent part of $\Theta_R$	Volt <sup>-1</sup>	0.0
<b>PLTHESAT</b>	Coefficient for the length dependent part of $\Theta_{SAT}$	Volt <sup>-1</sup>	0.0
<b>PLTHESR</b>	Coefficient for the length dependent part of $\Theta_{SR}$	Volt <sup>-1</sup>	0.0
<b>PLTHETH</b>	Coefficient for the length dependent part of $\Theta_{TH}$	Volt <sup>-3</sup>	0.0
<b>PLTNUEXP</b>	Coefficient for the length dependent part of $v_{EXP}$	None	0.0
<b>PLTPHIB</b>	Coefficient for the length dependent part of $ST_{\psi B}$	Volt/ $^{\circ}K$	0.0
<b>PLTVFB</b>	Coefficient for the length dependent part of $ST_{VFB}$	Volt/ $^{\circ}K$	0.0
<b>PLWA1</b>	Coefficient for the length times width dependent part of $a_1$	None	0.0
<b>PLWA2</b>	Coefficient for the length times width dependent part of $a_2$	Volt	0.0
<b>PLWA3</b>	Coefficient for the length times width dependent part of $a_3$	None	0.0
<b>PLWAGIDL</b>	Coefficient for the length times width dependent part of $A_{GIDL}$	Amp/Volt <sup>3</sup>	0.0
<b>PLWBINV</b>	Coefficient for the length times	Volt	0.0

	width dependent part of $B_{INV}$		
<b>PLWALP</b>	Coefficient for the length times width dependent part of $\alpha$	None	0.0
<b>PLWBACC</b>	Coefficient for the length times width dependent part of $B_{ACC}$	Volt	0.0
<b>PLWBGIDL</b>	Coefficient for the length times width dependent part of $B_{GIDL}$	Volt	0.0
<b>PLWBET</b>	Coefficient for the length times width dependent part of $\beta$	Amp-Volt <sup>2</sup>	0.0
<b>PLWCGDO</b>	Coefficient for the length times width dependent part of $C_{GDO}$	Farad	0.0
<b>PLWCGIDL</b>	Coefficient for the length times width dependent part of $C_{GIDL}$	None	0.0
<b>PLWCGSO</b>	Coefficient for the length times width dependent part of $C_{GSO}$	Farad	0.0
<b>PLWCOX</b>	Coefficient for the length times width dependent part of $C_{OX}$	Farad	0.0
<b>PLWETAMOB</b>	Coefficient for the length times width dependent part of $\eta_{MOB}$	None	0.0
<b>PLWIGACC</b>	Coefficient for the length times width dependent part of $I_{GACC}$	Amp/Volt <sup>2</sup>	0.0
<b>PLWIGINV</b>	Coefficient for the length times width dependent part of $I_{GINV}$	Amp/Volt <sup>2</sup>	0.0
<b>PLWIGOV</b>	Coefficient for the length times width dependent part of $I_{GOV}$	Amp/Volt <sup>2</sup>	0.0
<b>PLWKO</b>	Coefficient for the length times width dependent part of $K_O$	Volt <sup>1/2</sup>	0.0
<b>PLWMEXP</b>	Coefficient for the length times width dependent part of $1/m$	None	0.0
<b>PLWMO</b>	Coefficient for the length times width dependent part of $M_0$	None	0.0
<b>PLWNFA</b>	Coefficient for the length times width dependent part of $NF_A$	1/Volt-Meter <sup>4</sup>	0.0
<b>PLWNFB</b>	Coefficient for the length times width dependent part of $NF_B$	1/Volt-Meter <sup>2</sup>	0.0
<b>PLWNFC</b>	Coefficient for the length times width dependent part of $NF_C$	1/Volt	0.0



<b>PLWPHIB</b>	Coefficient for the length times width dependent part of $\psi_B$	Volt	0.0
<b>PLWSDIBL</b>	Coefficient for the length times width dependent part of $\sigma_{DIBL}$	Volt <sup>-1/2</sup>	0.0
<b>PLWSSF</b>	Coefficient for the length times width dependent part of $\sigma_{SF}$	Volt <sup>-1/2</sup>	0.0
<b>PLWTA1</b>	Coefficient for the length times width dependent part of $ST_{A1}$	°K <sup>-1</sup>	0.0
<b>PLWTBGIDL</b>	Coefficient for the length times width dependent part of $ST_{BGIDL}$	Volt/°K	0.0
<b>PLWTETABET</b>	Coefficient for the length times width dependent part of $\eta_{BET}$	None	0.0
<b>PLWTETAMOB</b>	Coefficient for the length times width dependent part of $\eta_{MOB}$	°K <sup>-1</sup>	0.0
<b>PLWTETAPH</b>	Coefficient for the length times width dependent part of $\eta_{PH}$	None	0.0
<b>PLWTETAR</b>	Coefficient for the length times width dependent part of $\eta_R$	None	0.0
<b>PLWTETASAT</b>	Coefficient for the length times width dependent part of $\eta_{SAT}$	None	0.0
<b>PLWTETASR</b>	Coefficient for the length times width dependent part of $\eta_{SR}$	None	0.0
<b>PLWTHEPH</b>	Coefficient for the length times width dependent part of $\Theta_{PH}$	Volt <sup>-1</sup>	0.0
<b>PLWTHER</b>	Coefficient for the length times width dependent part of $\Theta_R$	Volt <sup>-1</sup>	0.0
<b>PLWTSESAT</b>	Coefficient for the length times width dependent part of $\Theta_{SAT}$	Volt <sup>-1</sup>	0.0
<b>PLWTSESR</b>	Coefficient for the length times width dependent part of $\Theta_{SR}$	Volt <sup>-1</sup>	0.0
<b>PLWTETH</b>	Coefficient for the length times width dependent part of $\Theta_{TH}$	Volt <sup>-3</sup>	0.0
<b>PLWTNUEXP</b>	Coefficient for the length times width dependent part of $v_{EXP}$	None	0.0
<b>PLWTPHIB</b>	Coefficient for the length times width dependent part of $ST_{\psi_B}$	Volt/°K	0.0
<b>PLWTVFB</b>	Coefficient for the length times	Volt/°K	0.0

	width dependent part of $ST_{VFB}$		
<b>POA1</b>	Coefficient for the geometry independent part of $a_1$	None	NMOS: 6.022 PMOS: 6.858
<b>POA2</b>	Coefficient for the geometry independent part of $a_2$	Volt	NMOS: 38.02e+1 PMOS: 57.32e+1
<b>POA3</b>	Coefficient for the geometry independent part of $a_3$	None	NMOS: 0.6407 PMOS: 0.4254
<b>POAGIDL</b>	Coefficient for the geometry independent part of $A_{GIDL}$	Amp/Volt <sup>3</sup>	0.0
<b>POALP</b>	Coefficient for the geometry independent part of $\alpha$	None	0.025
<b>POBACC</b>	Coefficient for the geometry independent part of $B_{ACC}$	Volt	NMOS: 48 PMOS: 87.5
<b>POBGIDL</b>	Coefficient for the geometry independent part of $B_{GIDL}$	Volt	41.0
<b>POBET</b>	Coefficient for the geometry independent part of $\beta$	Amp-Volt <sup>2</sup>	NMOS: 1.922e-3 PMOS: 3.814e-4
<b>POBINV</b>	Coefficient for the geometry independent part of $B_{INV}$	Volt	48
<b>POCGDO</b>	Coefficient for the geometry independent part of $C_{GDO}$	Farad	NMOS: 6.392e-15 PMOS: 6.358e-15
<b>POCGIDL</b>	Coefficient for the geometry independent part of $C_{GIDL}$	None	0.0
<b>POCGSO</b>	Coefficient for the geometry independent part of $C_{GSO}$	Farad	NMOS: 6.392e-15 PMOS: 6.358e-15
<b>POCOX</b>	Coefficient for the geometry independent part of $C_{OX}$	Farad	NMOS: 2.98e-14 PMOS: 2.717e-14
<b>POETAMOB</b>	Coefficient for the geometry independent part of $\eta_{MOB}$	None	NMOS: 1.40 PMOS: 3.0

<b>POIGACC</b>	Coefficient for the geometry independent part of $I_{GACC}$	Amp/Volt <sup>2</sup>	0.0
<b>POIGINV</b>	Coefficient for the geometry independent part of $I_{GINV}$	Amp/Volt <sup>2</sup>	0.0
<b>POIGOV</b>	Coefficient for the geometry independent part of $I_{GOV}$	Amp/Volt <sup>2</sup>	0.0
<b>POKO</b>	Coefficient for the geometry independent part of $K_O$	Volt <sup>1/2</sup>	0.5
<b>POMEXP</b>	Coefficient for the geometry independent part of $1/m$	None	0.2
<b>POMO</b>	Coefficient for the geometry independent part of $M_O$	None	0.0
<b>PONFA</b>	Coefficient for the geometry independent part of $NF_A$	1/Volt-Meter <sup>4</sup>	NMOS: 8.323e22 PMOS: 1.90e22
<b>PONFB</b>	Coefficient for the geometry independent part of $NF_B$	1/Volt-Meter <sup>2</sup>	NMOS: 2.514e+7 PMOS: 5.043e+6
<b>PONFC</b>	Coefficient for the geometry independent part of $NF_C$	1/Volt	NMOS: 0.0 PMOS: 3.627e-10
<b>POPHIB</b>	Coefficient for the geometry independent part of $\psi_B$	Volt	0.950
<b>POSDIBL</b>	Coefficient for the geometry independent part of $\sigma_{DIBL}$	Volt <sup>-1/2</sup>	NMOS: 8.53e-4 PMOS: 3.55e-5
<b>POSSF</b>	Coefficient for the geometry independent part of $\sigma_{SF}$	Volt <sup>-1/2</sup>	NMOS: 1.2e-2 PMOS: 1.0e-2
<b>POTA1</b>	Coefficient for the geometry independent part of $ST_{A1}$	°K <sup>-1</sup>	0.0
<b>POTBGIDL</b>	Coefficient for the geometry-independent part of $ST_{BGIDL}$	Volt/°K	-3.638e-4
<b>POTETABET</b>	Coefficient for the geometry independent part of $\eta_{BET}$	None	NMOS: 1.30 PMOS: 0.5
<b>POTETAMOB</b>	Coefficient for the geometry independent part of $\eta_{MOB}$	°K <sup>-1</sup>	0.0
<b>POTETAPH</b>	Coefficient for the geometry	None	NMOS: 1.35

	independent part of $\eta_{PH}$		PMOS: 3.75
<b>POTETAR</b>	Coefficient for the geometry independent part of $\eta_R$	None	NMOS: 0.95 PMOS: 0.4
<b>POTETASAT</b>	Coefficient for the geometry independent part of $\eta_{SAT}$	None	NMOS: 1.04 PMOS: 0.86
<b>POTETASR</b>	Coefficient for the geometry independent part of $\eta_{SR}$	None	NMOS: 0.65 PMOS: 0.5
<b>POTHEPH</b>	Coefficient for the geometry independent part of $\Theta_{PH}$	Volt <sup>-1</sup>	NMOS: 1.290e-2 PMOS: 1.0e-3
<b>POTHER</b>	Coefficient for the geometry independent part of $\Theta_R$	Volt <sup>-1</sup>	NMOS: 8.12e-2 PMOS: 7.9e-2
<b>POTHE SAT</b>	Coefficient for the geometry independent part of $\Theta_{SAT}$	Volt <sup>-1</sup>	NMOS: 2.513e-1 PMOS: 1.728e-1
<b>POTHE SR</b>	Coefficient for the geometry independent part of $\Theta_{SR}$	Volt <sup>-1</sup>	NMOS: 3.562e-1 PMOS: 7.30e-1
<b>POTHE TH</b>	Coefficient for the geometry independent part of $\Theta_{TH}$	Volt <sup>-3</sup>	NMOS: 1.0e-5 PMOS: 0.0
<b>POTNUEXP</b>	Coefficient for the geometry independent part of $v_{EXP}$	None	NMOS: 5.25 PMOS: 3.23
<b>POTPHIB</b>	Coefficient for the geometry independent part of $ST_{\psi B}$	Volt/°K	-8.5e-4
<b>POTVFB</b>	Coefficient for the geometry independent part of $ST_{VFB}$	Volt/°K	5.0e-4
<b>PWA1</b>	Coefficient for the width dependent part of $a_1$	None	0.0
<b>PWA2</b>	Coefficient for the width dependent part of $a_2$	Volt	0.0
<b>PWA3</b>	Coefficient for the width dependent part of $a_3$	None	0.0
<b>PWAGIDL</b>	Coefficient for the width dependent part of $A_{GIDL}$	Amp/Volt <sup>3</sup>	0.0
<b>PWALP</b>	Coefficient for the width dependent part of $\alpha$	None	0.0

<b>PWBACC</b>	Coefficient for the width dependent part of $B_{ACC}$	Volt	0.0
<b>PWBET</b>	Coefficient for the width dependent part of $\beta$	Amp-Volt <sup>2</sup>	0.0
<b>PWBGIDL</b>	Coefficient for the width dependent part of $B_{GIDL}$	Volt	0.0
<b>PWBINV</b>	Coefficient for the width dependent part of $B_{INV}$	Volt	0.0
<b>PWCGDO</b>	Coefficient for the width dependent part of $C_{GDO}$	Farad	0.0
<b>PWCGIDL</b>	Coefficient for the width dependent part of $C_{GIDL}$	None	0.0
<b>PWCGSO</b>	Coefficient for the width dependent part of $C_{GSO}$	Farad	0.0
<b>PWCOX</b>	Coefficient for the width dependent part of $C_{OX}$	Farad	0.0
<b>PWETAMOB</b>	Coefficient for the width dependent part of $\eta_{MOB}$	None	0.0
<b>PWIGACC</b>	Coefficient for the width dependent part of $I_{GACC}$	Amp/Volt <sup>2</sup>	0.0
<b>PWIGINV</b>	Coefficient for the width dependent part of $I_{GINV}$	Amp/Volt <sup>2</sup>	0.0
<b>PWIGOV</b>	Coefficient for the width dependent part of $I_{GOV}$	Amp/Volt <sup>2</sup>	0.0
<b>PWKO</b>	Coefficient for the width dependent part of $K_O$	Volt <sup>1/2</sup>	0.0
<b>PWMEXP</b>	Coefficient for the width dependent part of $1/m$	None	0.0
<b>PWMO</b>	Coefficient for the width dependent part of $M_0$	None	0.0
<b>PWNFA</b>	Coefficient for the width dependent part of $NF_A$	1/Volt-Meter <sup>4</sup>	0.0
<b>PWNFB</b>	Coefficient for the width dependent part of $NF_B$	1/Volt-Meter <sup>2</sup>	0.0
<b>PWNFC</b>	Coefficient for the width dependent part of $NF_C$	1/Volt	0.0
<b>PWPHIB</b>	Coefficient for the width dependent	Volt	0.0

	part of $\psi_B$		
<b>PWSDIBL</b>	Coefficient for the width dependent part of $\sigma_{DIBL}$	Volt <sup>-1/2</sup>	0.0
<b>PWSSF</b>	Coefficient for the width dependent part of $\sigma_{SF}$	Volt <sup>-1/2</sup>	0.0
<b>PWTA1</b>	Coefficient for the width dependent part of $ST_{A1}$	°K <sup>-1</sup>	0.0
<b>PWTBGIDL</b>	Coefficient for the width dependent part of $ST_{BGIDL}$	Volt/°K	0.0
<b>PWTETABET</b>	Coefficient for the width dependent part of $\eta_{BET}$	None	0.0
<b>PWTETAMOB</b>	Coefficient for the width dependent part of $\eta_{MOB}$	°K <sup>-1</sup>	0.0
<b>PWTETAPH</b>	Coefficient for the width dependent part of $\eta_{PH}$	None	0.0
<b>PWTETAR</b>	Coefficient for the width dependent part of $\eta_R$	None	0.0
<b>PWTETASAT</b>	Coefficient for the width dependent part of $\eta_{SAT}$	None	0.0
<b>PWTETASR</b>	Coefficient for the width dependent part of $\eta_{SR}$	None	0.0
<b>PWTHEPH</b>	Coefficient for the width dependent part of $\Theta_{PH}$	Volt <sup>-1</sup>	0.0
<b>PWTHER</b>	Coefficient for the width dependent part of $\Theta_R$	Volt <sup>-1</sup>	0.0
<b>PWTHESAT</b>	Coefficient for the width dependent part of $\Theta_{SAT}$	Volt <sup>-1</sup>	0.0
<b>PWTHESR</b>	Coefficient for the width dependent part of $\Theta_{SR}$	Volt <sup>-1</sup>	0.0
<b>PWTHETH</b>	Coefficient for the width dependent part of $\Theta_{TH}$	Volt <sup>-3</sup>	0.0
<b>PWTNUEXP</b>	Coefficient for the width dependent part of $v_{EXP}$	None	0.0
<b>PWTPHIB</b>	Coefficient for the width dependent part of $ST_{\psi_B}$	Volt/°K	0.0
<b>PWTVFB</b>	Coefficient for the width dependent part of $ST_{VFB}$	Volt/°K	0.0

<b>THER1</b>	Numerator of the gate voltage dependent part of series resistance for the reference transistor	Volt	0.0
<b>THER2</b>	Denominator of the gate voltage dependent part of series resistance for the reference transistor	Volt	1.0
<b>TOX</b>	Gate oxide layer thickness	Meter	3.2e-9
<b>TR</b>	Temperature at which the parameters for the reference transistor are determined	°C	21.0
<b>VFB</b>	Flatband voltage for the reference transistor at the reference temperature	Volt	-1.05
<b>VFBOV</b>	Flatband voltage for the source/drain overlap extensions	Volt	0.0
<b>VP</b>	Characteristic voltage for channel length modulation	Volt	5.0e-2
<b>WOT</b>	Effective reduction of the channel width per side due to the lateral diffusion of the channel stop dopant ions	Meter	0.0
<b>WVAR</b>	Difference between the actual width and the programmed field oxide opening	Meter	0.0

**Table 65: Level 63 MOSFET JUNCAP Model Parameters**

<b>Model Parameter</b>	<b>Description</b>	<b>Unit</b>	<b>Default</b>
<b>CJBR</b>	Bottom junction capacitance at $V=V_R$	Farad/Meter <sup>2</sup>	1.00e-12
<b>CJGR</b>	Gate edge-junction capacitance at $V=V_R$	Farad/Meter	1.00e-12
<b>CJSR</b>	Sidewall junction capacitance at $V=V_R$	Farad/Meter	1.00e-12
<b>JSDBR</b>	Bottom saturation-current density due to diffusion from back contact	Amp/Meter <sup>2</sup>	1.00e-3
<b>JSDGR</b>	Gate-edge saturation-current density due to diffusion	Amp/Meter	1.00e-3

	from back contact		
<b>JSDSR</b>	Sidewall saturation-current density due to diffusion from back contact	Amp/Meter	1.00e-3
<b>JSGBR</b>	Bottom saturation-current density due to electron-hole generation at $V=V_R$	Amp/Meter <sup>2</sup>	1.00e-3
<b>JSGGR</b>	Gate-edge saturation-current density due to electron-hole generation at $V=V_R$	Amp/Meter	1.00e-3
<b>JSGSR</b>	Sidewall saturation-current density due to electron-hole generation at $V=V_R$	Amp/Meter	1.00e-3
<b>NB</b>	Emission coefficient of the bottom forward current	None	1.0
<b>NG</b>	Emission coefficient of the gate-edge forward current	None	1.0
<b>NS</b>	Emission coefficient of the sidewall forward current	None	1.0
<b>PB</b>	Bottom junction grading coefficient	None	0.40
<b>PG</b>	Gate edge junction grading coefficient	None	0.40
<b>PS</b>	Sidewall junction grading coefficient	None	0.40
<b>VD BR</b>	Diffusion voltage of the bottom junction at $T=T_R$	Volt	1.00
<b>VB</b>	Reverse breakdown voltage	Volt	0.9
<b>VDGR</b>	Diffusion voltage of the gate edge junction at $T=T_R$	Volt	1.00
<b>VDSR</b>	Diffusion voltage of the sidewall junction at $T=T_R$	Volt	1.00
<b>VR</b>	Voltage at which parameters have been determined	Volt	0.0

### Notes on MOS 11011 Binning Geometry Scaling

Binning is a way to extend a single device architecture by providing systematic variations on the device parameters. The philosophy is that when you vary the channel geometry, other parameters also change, in ways that can be completely characterized by the device manufacturer. The manufacturer or foundry provides a “design kit” that contains a set of .MODEL statements specifying the parameter settings for the different geometries. The design kit with the .MODEL statements can be included in the Nexxim design as a subcircuit.

1. A binning model is identified by giving the model name in the .MODEL statement the form *modelname.n*, where the entry *n* after the decimal point can be an integer or any unique identifier. The MOSFET instance definition refers to the *modelname* without any extension. The netlist can contain any number of different binning models with the same base *modelname*. For example, three binning models could be named NMOS11011.1, NMOS11011.2, and NMOS11011.3. The instance statement reference is NMOS11011.



Each of the available binning models corresponds to a range of channel lengths and widths specified with the **LMIN**, **LMAX**, **WMIN**, and **WMAX** model parameters. The ranges must not overlap.

Each binning model typically specifies values for the model parameters that are related to the channel geometry variations.

2. The MOSFET instance statement must contain values for instance parameters **L** and **W**. The **L** and **W** parameters can be specified with variables so a sweep of binning models can be performed.
3. The simulator finds the binning model to which the following conditions BOTH apply:
  - The **LMIN** and **LMAX** model parameter range includes the value of instance parameter **L** (scaled by the instance parameter **SCALE**).
  - The **WMIN** and **WMAX** model parameter range includes the value of instance parameter **W** (scaled by the instance parameter **SCALE**).

If none of the available binning models matches the **L** and **W** instance parameters, simulation does not proceed.

4. Within a MOS 11011 model, model parameters are adjusted by the effective channel length and width. There are three types of binning geometry adjustments. The formulas for the adjustment use the following symbols:

POx = value of the geometry-independent model parameter (e.g., **PONFA**).

PLx = value of the length dependence parameter (e.g., **PLNFA**).

PWx = value of the width dependence parameter (e.g., **PWNFA**).

PWLx = value of the cross dependence parameter (e.g., **PWLNFA**).

Le =  $L + LVAR - 2.0 * LAP$  = effective channel length.

We =  $W + LVAR - 2.0 * WOT$  = effective channel width.

Len =  $1.0e-6$  = normalized effective channel length.

Wen =  $1.0e-6$  = normalized effective channel width.

Type I adjustment:

$$\text{Value} = POx + PLx * (Len/Le) + PWx * (Wen/We) + PWLx * (Len/Le) * (Wen/We)$$

Type II adjustment:


$$\text{Value} = POx + PLx * (Le/Len) + PWx * (We/Wen) + PWLx * (Le/Len) * (We/Wen)$$

Type III adjustment:

$$\text{Value} = POx + PLx * (Len/Le) + PWx * (Wen/We) + PWLx * (We/Le)$$

5. The parameters that receive Type I adjustments are A1R, A2R, A3R, ALPR, BACC, BGIDL, BINV, CGIDL, ETABETR, ETAMOBR, ETAPH, ETAR, ETASAT, ETASR, KOR, MOO, MOR, NFAR, NFB, NFCR, PHIBR, SDIBLO, SSFR, STA1, STBGIDL, STETAMOB, STPHIB, STVFB, THEPHR, THERR, THESAT, THESRR, THETHR.
6. The parameters that receive Type II adjustments are COX, IGACCR, IGINVR, IGOVR.
7. The parameters that receive Type III adjustments are AGIDL, BETA, CGDO, CGSO.

## MOSFET Instance, HiSIM1.0 Model (Level 64)



### HiSIM1.0 MOSFET Instance Netlist Syntax

The syntax for a Level 64 HiSIM1.0 MOSFET instance is:

```
Mxxxx nd ng ns [nb] modelname [[L=]length] [[W=]width]
[AD=val] [AS=val] [PD=val] [PS=val]
[NRD=val] [NRS=val]
[SOURCECONDUCT=val] [DRAINCONDUCT=val]
[TEMP=val] [DTEMP=val]
```

*nd* is the drain node, *ng* is the gate node, *ns* is the source node, and *nb* is the bulk or substrate node of the MOSFET. *modelname* is the name of a Level 64 MOSFET model defined in a .MODEL statement elsewhere in the netlist.

When the option **WL** is in effect (on the .OPTION statement), the syntax becomes:

```
Mxxxx nd ng ns [nb] modelname [width] [length]
[AD=val] [AS=val] [PD=val] [PS=val]
[NRD=val] [NRS=val]
[SOURCECONDUCT=val] [DRAINCONDUCT=val]
```

[TEMP=val] [DTEMP=val]

**Table 66: Level 64 MOSFET Instance Parameters**

Instance Parameter	Description	Unit	Default
L	Channel length	Meter	1.5e-4
W	Channel width	Meter	5.55e-4
AD	Drain area	Meter <sup>2</sup>	0.0
AS	Source area	Meter <sup>2</sup>	0.0
PD	Drain perimeter	Meter	0.0
PS	Source perimeter	Meter	0.0
NRD	Number of squares for drain	Square	0.0
NRS	Number of squares for source	Square	0.0
DRAINCONDUCT	Drain contact conductance	Siemens	0.0
SOURCECONDUCT	Source contact conductance	Siemens	0.0
TEMP	Device temperature	°K	300.15
DTEMP	Difference between device and circuit temperatures	°C	0.0

## HiSIM1.0 MOSFET Model, Level 64

The syntax for a LEVEL 64 MOSFET model is:

```
.MODEL modelname NMOS LEVEL=64 [ ( ) [ parameter=val ] ... ( ) ]
```

or

```
.MODEL modelname PMOS LEVEL=64 [ ( ) [ parameter=val ] ... ( ) ]
```

*modelname* is the name used by MOSFET instances to refer to this .MODEL statement. The LEVEL=64 entry selects the Hiroshima University STARC IGFET Version 1.0 (HiSIM1.0) MOSFET model.

**Table 67: Level 64 MOSFET Model Selector Parameters**

Model Parameter	Description	Unit	Default
LEVEL	64 is required to select the HiSIM1.0	None	1 (default if LEVEL

	MOSFET model		parameter is omitted)
<b>INFO</b>	Info	None	0
<b>COADOV</b>	Switch to add overlap capacitances to intrinsic ones	None	1 (yes)
<b>COGBO</b>	Switch to calculate gate-bulk overlap capacitance by CGBO	None	0 (no)
<b>COGDO</b>	Switch to calculate gate-drain overlap capacitance by CGDO	None	0 (no)
<b>COGSO</b>	Switch to calculate gate-source overlap capacitance by CGSO	None	0 (no)
<b>COGIDL</b>	Switch to calculate gate induced drain leakage (GIDL) current	None	0 (no)
<b>COIGS</b>	Switch to calculate gate tunneling current	None	0 (no)
<b>COIPRV</b>		None	1.0
<b>COISUB</b>	Switch to calculate substrate current	None	0 (no)
<b>CONOIS</b>	Switch to calculate 1/f noise	None	0 (no)
<b>COOVLV</b>	Selector for overlap capacitance model <1 = constant value 0 = approximate the linear reduction of the field >0 = consider the lateral impurity profile	None	0
<b>COPPRV</b>		None	1.0
<b>CORSRD</b>	RS/RD contact resistor inclusion flag	None	0 (no)
<b>COXX08</b>		None	0.0
<b>COXX09</b>		None	0.0
<b>NOISE</b>	Channel thermal and flicker noise combination selector 1 = SPICE2 thermal, SPICE2 flicker 2 = HiSIM1 (BSIM3) thermal, HiSIM flicker 3 = SPICE2 thermal, HiSIM1 flicker 4 = HiSIM1 noise, SPICE2 flicker 5 = No thermal, HiSIM1 flicker	None	5

**Table 68: Level 64 MOSFET Technological Model Parameters**

Model Parameter	Description	Unit	Default
LP	Pocket penetration length	Meter	0.0
NSUBC	Substrate impurity concentration	cm <sup>-3</sup>	5.94e+17
NSUBP	Maximum pocket concentration	cm <sup>-3</sup>	5.94e+17
RD	Drain-contact resistance	Ohm-Meter	0.0
RS	Source-contact resistance	Ohm-Meter	0.0
TOX	Oxide thickness	Meter	3.6e-9
TPOLY	Height of the gate polysilicon	Meter	0.0
VFBC	Flatband voltage	Volt	-0.722729
XJ	Junction depth	Meter	0.0
XLD	Gate overlap length	Meter	0.0
XPOLYD	Difference between gate-poly and design lengths	Meter	0.0
XWD	Gate overlap width	Meter	0.0

**Table 69: Level 64 MOSFET Temperature Dependence Parameters**

Model Parameter	Description	Unit	Default
BGTMP1	Bandgap narrowing	eV/°K	9.03e-5
BGTMP2	Bandgap narrowing	eV/°K <sup>2</sup>	3.05e-7

**Table 70: Level 64 MOSFET Quantum Effect Model Parameters**

Model Parameter	Description	Unit	Default
QME1	Coefficient for quantum mechanical effect	Volt-Meter	0.0
QME2	Coefficient for quantum mechanical effect	Volt	0.0
QME3	Coefficient for quantum mechanical effect	Meter	0.0

**Table 71: Level 64 Poly Depletion MOSFET Model Parameters**

Model Parameter	Description	Unit	Default
PGD1	Strength of poly depletion	Volt	0.0

<b>PGD2</b>	Threshold voltage of poly depletion	Volt	0.0
<b>PGD3</b>	Vds dependence of poly depletion	None	0.0

**Table 72: Level 64 Short Channel MOSFET Model Parameters**

Model Parameter	Description	Unit	Default
<b>PARL1</b>	Strength of lateral electric field gradient	None	1.0
<b>PARL2</b>	Depletion width of channel/contact junction	Meter	2.2e-8
<b>SC1</b>	Short-channel coefficient 1	None	13.5
<b>SC2</b>	Short-channel coefficient 2	Volt <sup>-1</sup>	1.8
<b>SC3</b>	Short-channel coefficient 3	Meter/Volt	0.0
<b>SCP1</b>	Short-channel coefficient 1 for pocket	None	0.0
<b>SCP2</b>	Short-channel coefficient 2 for pocket	Volt <sup>-1</sup>	0.0
<b>SCP3</b>	Short-channel coefficient 3 for pocket	Meter/Volt	0.0

**Table 73: Level 64 Narrow Channel MOSFET Model Parameters**

Model Parameter	Description	Unit	Default
<b>MUEPH2</b>	Mobility reduction	None	0.0
<b>W0</b>	Minimum gate width	log(cm)	0.0
<b>WFC</b>	Threshold voltage reduction	Farad-Meter/cm <sup>2</sup>	0.0

**Table 74: Level 64 MOSFET Mobility Model Parameters**

Model Parameter	Description	Unit	Default
<b>BB</b>	High-field mobility degradation	None	NMOS: 2.0  PMOS: 1.0
<b>MUECB0</b>	Coulomb scattering	cm <sup>2</sup> /Volt-sec	300.0
<b>MUECB1</b>	Coulomb scattering	cm <sup>2</sup> / [(Volt-sec) x (Volt-cm) <sup>MUEPH1</sup> ]	30.0

<b>MUEPH0</b>	Phonon scattering	None	0.295
<b>MUEPH1</b>	Phonon scattering	None	1.0e+7
<b>MUESR0</b>	Surface-roughness scattering	$\text{cm}^2 / [(\text{Volt-sec}) \times (\text{Volt-cm})^{\text{MUESR1}}]$	1.0
<b>MUESR1</b>	Surface-roughness scattering	None	7.0e+8
<b>MUETMP</b>	Temperature dependence of phonon scattering	None	0.0
<b>NDEP</b>	Coefficient of effective electric field	None	1.0
<b>NINV</b>	Coefficient of effective electric field	None	0.5
<b>NINVD</b>	Modification of NINV	$\text{Volt}^{-1}$	0.0
<b>RPOCK1</b>	Coefficient of resistance caused by the potential barrier	$\text{Volt}^2 \times \mu\text{Meter}^{(1-\text{RPOCP1})} \times \text{Amp}^{(1-\text{RPOCP2})}$	0.0
<b>RPOCK2</b>	Coefficient of resistance caused by the potential barrier	Volt	0.0
<b>VMAX</b>	Maximum saturation velocity	cm/sec	1.0e+7
<b>VOVER</b>	Velocity overshoot effect	$\text{cm}^{\text{VOVERP}}$	0.0
<b>VOVERP</b>	Lgate dependence of velocity overshoot	None	0.0

**Table 75: Level 64 Channel Length Modulation MOSFET Model Parameters**

Model Parameter	Description	Unit	Default
<b>CLM1</b>	Hardness coefficient of channel/contact junction	None	0.3
<b>CLM2</b>	Coefficient for $Q_B$ contribution	None	0.0
<b>CLM3</b>	Coefficient for $Q_I$ contribution	None	0.0

**Table 76: Level 64 MOSFET Substrate Current Model Parameters**

Model Parameter	Description	Unit	Default
<b>SUB1</b>	Substrate current coefficient 1	$\text{Volt}^{-1}$	0.0
<b>SUB2</b>	Substrate current coefficient 2	Volt	-70.0
<b>SUB3</b>	Substrate current coefficient 3	None	1.0

**Table 77: Level 64 Gate Current MOSFET Model Parameters**

Model Parameter	Description	Unit	Default
GLEAK1	Gate current coefficient 1	Amp/(Volt <sup>3/2</sup> x °C)	0.0
GLEAK2	Gate current coefficient 2	V <sup>-2</sup> x Meter <sup>-1</sup> x Farad <sup>-3/2</sup>	0.0
GLEAK3	Gate current coefficient 3	None	0.0

**Table 78: Level 64 GIDL Current MOSFET Model Parameters**

Model Parameter	Description	Unit	Default
GIDL1	GIDL current coefficient 1	Meter x Amp/(Volt <sup>3/2</sup> x °C)	0.0
GIDL2	GIDL current coefficient 2	V <sup>-2</sup> x Meter <sup>-1</sup> x Farad <sup>-3/2</sup>	0.0
GIDL3	GIDL current coefficient 3	None	0.0

**Table 79: Level 64 MOSFET 1/f Noise Model Parameters**

Model Parameter	Description	Unit	Default
AF	Flicker noise exponent	None	1.0
CIT	Capacitance caused by the interface trapped carriers	Farad/cm <sup>2</sup>	0.0
EF	Flicker noise frequency exponent	None	0.0
KF	Flicker noise coefficient	None	0.0
NFALP	Contribution of the mobility fluctuation	Volt-sec	2.0e-15
NFTRP	Ratio of trap density to attenuation coefficient	Volt <sup>-1</sup> x cm <sup>-2</sup>	1.0e+11

**Table 80: Level 64 Symmetry Conservation at Vds=0, Short Channel MOSFET Model Parameters**


Model Parameter	Description	Unit	Default
PZADD0	Symmetry conservation coefficient	Volt	1.0e-3
VZADD0	Symmetry conservation coefficient	Volt	1.0e-2



**Table 81: Level 64 MOSFET Additional Capacitance Model Parameters**

<b>Model Parameter</b>	<b>Description</b>	<b>Unit</b>	<b>Default</b>
<b>CGBO</b>	Gate-bulk overlap capacitance	Farad/Meter	0.0
<b>CGDO</b>	Gate-drain overlap capacitance	Farad/Meter	0.0
<b>CGSO</b>	Gate-source overlap capacitance	Farad/Meter	0.0
<b>CJ</b>	Bottom junction capacitance per unit area at zero bias	Farad/Meter <sup>2</sup>	8.397247e-4
<b>CJSW</b>	Source-drain sidewall junction capacitance per unit length at zero bias	Farad/Meter	5.0e-10
<b>CJSWG</b>	Source-drain sidewall junction capacitance per unit length at zero bias	Farad/Meter	5.0e-10
<b>JS0</b>	Saturation current density	Amp/Meter <sup>2</sup>	1.0e-4
<b>JS0SW</b>	Sidewall saturation current density	Amp/Meter	0.0
<b>MJ</b>	Bottom junction capacitance grading coefficient	None	0.5
<b>MJSW</b>	Bulk junction sidewall grading coefficient	None	0.33
<b>MJSWG</b>	Source/drain sidewall junction capacitance grading coefficient	None	0.33
<b>NJ</b>	Emission coefficient	None	1.0
<b>NJSW</b>	Sidewall emission coefficient	None	1.0
<b>PB</b>	Bulk junction built-in potential	Volt	1.0
<b>PBSW</b>	Source-drain sidewall junction built-in potential	Volt	1.0
<b>PBSWG</b>	Source-drain gate sidewall junction built-in potential	Volt	1.0
<b>XTI</b>	Junction current temperature exponent	None	3.0

## MOSFET Instance, HiSIM2.0 Model (Level 66)



### HiSIM2.0 MOSFET Instance Netlist Syntax

The syntax for a Level 66 HiSIM2.0 MOSFET instance is:

```
Mxxxx nd ng ns [nb] modelname [[L=length] [[W=width]
[AD=val] [AS=val] [PD=val] [PS=val]
[NRD=val] [NRS=val][XGW=val] [XGL=val]
[NF=val] [NGCON=val] [LOD=val] [TEMP=val] [DTEMP=val]
[M=val] [SA=val] [SB=val] [SD=val] [DNSUBC=val]
[RBPB=val] [RBPD=val] [RBPS=val] [RBDB=val] [RBSB=val]
[CORBNET=val] [CORG=val] [ICVBS=val] [ICVDS=val] [ICVGS=val]
```

*nd* is the drain node, *ng* is the gate node, *ns* is the source node, and *nb* is the bulk or substrate node of the MOSFET. *modelname* is the name of a Level 66 MOSFET model defined in a .MODEL statement elsewhere in the netlist.

When the option **WL** is in effect (on the .OPTION statement), the syntax becomes:

```
Mxxxx nd ng ns [nb] modelname [width] [length]
[AD=val] [AS=val] [PD=val] [PS=val]
[NRD=val] [NRS=val][XGW=val] [XGL=val]
[NF=val] [NGCON=val] [LOD=val] [TEMP=val] [DTEMP=val]
[M=val] [SA=val] [SB=val] [SD=val] [DNSUBC=val]
[RBPB=val] [RBPD=val] [RBPS=val] [RBDB=val] [RBSB=val]
[CORBNET=val] [CORG=val] [ICVBS=val] [ICVDS=val] [ICVGS=val]
```

**Table 82: Level 66 MOSFET Instance Parameters**

Instance Parameter	Description	Unit	Default
--------------------	-------------	------	---------

<b>AD</b>	Drain area	Meter <sup>2</sup>	0.0
<b>AS</b>	Source area	Meter <sup>2</sup>	0.0
<b>CORBNET</b>	Activate body resistance (1) or do not activate (0)	None	0
<b>CORG</b>	Activate sheet resistance (1) or do not activate (0)	None	0
<b>DNSUBC (NSUBCDFM)</b>	Substrate impurity concentration	1/cm <sup>3</sup>	None
<b>DTEMP</b>	Difference between device and circuit temperatures	°C	0.0
<b>ICVBS</b>			0.0
<b>ICVDS</b>			0.0
<b>ICVGS</b>			0.0
<b>L</b>	Channel length	Meter	5.0e-6
<b>LOD</b>	Length of diffusion between gate and STI	Meter	10.0e-6
<b>M</b>	Multiplier for multiple parallel transistors	None	1.0
<b>NF</b>	Number of gate fingers	None	1.0
<b>NGCON</b>	Number of gate contacts	None	1.0
<b>NRD</b>	Number of squares for drain	Square	1.0
<b>NRS</b>	Number of squares for source	Square	1.0
<b>PD</b>	Drain perimeter	Meter	0.0
<b>PS</b>	Source perimeter	Meter	0.0
<b>RBDB</b>	Substrate resistance network	Ohm	50.0
<b>RBPB</b>	Substrate resistance network	Ohm	50.0
<b>RBPD</b>	Substrate resistance network	Ohm	50.0
<b>RBPS</b>	Substrate resistance network	Ohm	50.0
<b>RBSB</b>	Substrate resistance network	Ohm	50.0
<b>SA</b>	Length of diffusion between gate and STI	Meter	0.0
<b>SB</b>	Length of diffusion between gate and STI	Meter	0.0
<b>SD</b>			0.0
<b>TEMP</b>	Device temperature	°K	Calculated
<b>W</b>	Channel width	Meter	5.0e-6

<b>XGL</b>	Offset of gate length	Meter	0.0
<b>XGW</b>	Distance from gate contact to channel edge	Meter	0.0

## HiSIM2.0 MOSFET Model, Level 66

The syntax for a LEVEL 66 MOSFET model is:

```
.MODEL modelName NMOS LEVEL=66 [ ( ) [parameter=val] ... ( ) ]
```

or

```
.MODEL modelName PMOS LEVEL=66 [ ( ) [parameter=val] ... ( ) ]
```

*modelName* is the name used by MOSFET instances to refer to this .MODEL statement. The **LEVEL=66** entry selects the Hiroshima University STARC IGFET Version 2.0 (HiSIM2.0) MOSFET model.

**Table 83: Level 66 MOSFET Model Selector Parameters**

Model Parameter	Description	Unit	Default
<b>LEVEL</b>	66 is required to select the HiSIM2.0 MOSFET model	None	1 (default if LEVEL parameter is omitted)
<b>VERSION</b>	Version number	None	231
<b>INFO</b>	Info	None	0
<b>COADOV</b>	Switch to add overlap capacitances to intrinsic ones	None	1 (yes)
<b>CODFM</b>	Switch to enable design for manufacturing	None	0 (off)
<b>COGIDL</b>	Switch to calculate gate induced drain leakage (GIDL) current	None	0 (no)
<b>COFLICK</b>	Switch to calculate flicker noise	None	0 (no)
<b>COIGN</b>	Switch to calculate induced gate noise	None	0 (no)
<b>COIIGS</b>	Switch to calculate gate tunneling current	None	0 (no)
<b>COIPRV</b>	Use <i>ids_prv</i> as initial guess of <i>Ids</i>	None	1.0
<b>COISTI</b>	Switch to calculate STI	None	0 (no)
<b>COISUB</b>	Switch to calculate substrate current	None	0 (no)
<b>CONQS</b>	Calculate in NQS or QS mode	None	0

<b>COOVL</b>	Selector for overlap capacitance model  <1 = constant value  0 = approximate the linear reduction of the field  >0 = consider the lateral impurity profile	None	0
<b>COPPRV</b>	Use psX_prv as initial guess of prX (X=0 1)	None	1.0
<b>CORBNET</b>	Activate body resistance (1) or do not activate (0)	None	0
<b>CORG</b>	Activate sheet resistance (1) or do not activate (0)	None	0
<b>CORSRD</b>	RS/RD contact resistor inclusion flag	None	0 (no)
<b>COTHRM1</b>	Switch to calculate thermal noise	None	0 (no)
<b>NOISE</b>	Channel thermal and flicker noise combination selector  1 = SPICE2 thermal, SPICE2 flicker  2 = HiSIM1 (BSIM3) thermal, HiSIM flicker  3 = SPICE2 thermal, HiSIM1 flicker  4 = HiSIM1 noise, SPICE2 flicker  5 = No thermal, HiSIM1 flicker	None	1

Table 84: Level 66 MOSFET Basic Device Parameters

Model Parameter	Description	Unit	Default
<b>TOX</b>	Physical oxide thickness	Meter	3.0e-9
<b>XLD</b>	Gate-overlap length	Meter	0.0
<b>XWD</b>	Gate-overlap width	Meter	0.0
<b>TPOLY</b>	Height of the gate poly-Si for fringing capacitance	Meter	200e-9
<b>LL</b>	Coefficient of gate length modification	None	0.0
<b>LLD</b>	Coefficient of gate length modification	None	0.0
<b>LLN</b>	Coefficient of gate length modification	None	0.0
<b>WL</b>	Coefficient of gate width modification	None	0.0

<b>WLD</b>	Coefficient of gate width modification	None	0.0
<b>WLN</b>	Coefficient of gate width modification	None	0.0
<b>NSUBC</b>	Substrate impurity concentration	cm <sup>-3</sup>	5.0e17
<b>MPHDFM (DMPHNSUBC)</b>	NSUBCDFM dependence of phonon scattering for DFM		-0.3
<b>NSUBP</b>	Maximum pocket concentration	cm <sup>-3</sup>	1.0e18
<b>LP</b>	Pocket penetration length	Meter	15.0e-9
<b>NPEXT</b>	Maximum concentration of pocket tail	cm <sup>-3</sup>	5.0e17
<b>LPEXT</b>	Extension length of pocket tail	Meter	1.0e-50
<b>VBFC</b>	Flat-band voltage	Volt	-1.0
<b>VBI</b>	Built-in potential	Volt	Version 231: 1.0 Else: 1.1
<b>KAPPA</b>	Dielectric constant for gate dielectric	None	3.9
<b>EG0</b>	Bandgap	eV	1.1785
<b>BGTMP1</b>	Temperature dependence of bandgap	eV/°K	90.25e-6
<b>BGTMP2</b>	Temperature dependence of bandgap	eV/ °K <sup>2</sup>	0.1e-6
<b>TNOM</b>	Circuit nominal temperature	°C	27
<b>XL</b>	Difference between real and drawn gate length	Meter	0.0
<b>XW</b>	Difference between real and drawn gate width	Meter	0.0

**Table 85: Level 66 MOSFET Velocity Parameters**

<b>Model Parameter</b>	<b>Description</b>	<b>Unit</b>	<b>Default</b>
<b>VMAX</b>	Saturation velocity	cm/Second	10e6
<b>VOVER</b>	Velocity overshoot effect	cm <sup>VOVERP</sup>	0.3
<b>VOVERP</b>	Leff dependence of velocity overshoot	None	0.3
<b>VTMP</b>	Temperature dependence of the saturation velocity	cm/Second	0.0

**Table 86: Level 66 MOSFET Quantum Effect Model Parameters**

<b>Model Parameter</b>	<b>Description</b>	<b>Unit</b>	<b>Default</b>
------------------------	--------------------	-------------	----------------

<b>QME1</b>	Vgs dependence of quantum mechanical effect	Meter/Volt <sup>2</sup>	0.0
<b>QME2</b>	Vgs dependence of quantum mechanical effect	Volt	1.0
<b>QME3</b>	Minimum Tox modification	Meter	0.0

**Table 87: Level 66 Poly Depletion MOSFET Model Parameters**

<b>Model Parameter</b>	<b>Description</b>	<b>Unit</b>	<b>Default</b>
<b>PGD1</b>	Strength of poly depletion effect	Volt	Version 231: 1.0e-4 Other: 0.0
<b>PGD2</b>	Threshold voltage of poly depletion effect	Volt	1.0
<b>PGD3</b>	Vds dependence of poly depletion effect	None	0.8
<b>PGD4</b>	Lgate dependence of poly depletion effect	None	0.0

**Table 88: Level 66 Short Channel MOSFET Model Parameters**

<b>Model Parameter</b>	<b>Description</b>	<b>Unit</b>	<b>Default</b>
<b>PARL2</b>	Depletion width of channel/contact junction	Meter	10e-9
<b>SC1</b>	Magnitude of short-channel effect	None	1.0
<b>SC2</b>	Vds dependence of short-channel effect	Meter/Volt	1.0
<b>SC3</b>	Vbs dependence of short-channel effect	Meter/Volt	0.0
<b>SCP1</b>	Magnitude of short-channel effect due to pocket	None	1.0
<b>SCP2</b>	Vds dependence of short-channel effect due to pocket	Meter/Volt	0.1
<b>SCP3</b>	Vbs dependence of short-channel effect due to pocket	Meter/Volt	0.0
<b>SCP21</b>	Short-channel-effect modification for small Vds	Volt	0.0
<b>SCP22</b>	Short-channel-effect modification for small Vds	Volt <sup>4</sup>	0.0
<b>BS1</b>	Body-coefficient modification by impurity profile	Volt <sup>2</sup>	0.0
<b>BS2</b>	Body-coefficient modification by impurity profile	Volt	0.9

**Table 89: Level 66 MOSFET Mobility Model Parameters**

<b>Model</b>	<b>Description</b>	<b>Unit</b>	<b>Default</b>
--------------	--------------------	-------------	----------------

Parameter			
<b>BB</b>	High-field mobility degradation	None	NMOS: 2.0  PMOS: 1.0
<b>DMPHNSUBC</b>			0.0
<b>MUECB0</b>	Coulomb scattering	cm <sup>2</sup> /Volt-sec	1000.0
<b>MUECB1</b>	Coulomb scattering	cm <sup>2</sup> /Volt-sec	100.0
<b>MUEPH0</b>	Phonon scattering	None	0.3
<b>MUEPH1</b>	Phonon scattering	[cm <sup>2</sup> /(Volt-sec)] x (Volt/cm) <sup>MUEPH0</sup>	NMOS: 25.0e3  PMOS: 9.0e3
<b>MUEPHL</b>	Length dependence of phonon mobility reduction	None	0.0
<b>MUEPLP</b>	Length dependence of phonon mobility reduction	None	1.0
<b>MUESR0</b>	Surface-roughness scattering	None	2.0
<b>MUESR1</b>	Surface-roughness scattering	[cm <sup>2</sup> /(Volt-sec)] x [(Volt/cm) <sup>MUESR0</sup> ]	1.0e15
<b>MUESRL</b>	Length dependence of surface roughness mobility reduction	None	0.0
<b>MUESLP</b>	Length dependence of surface roughness mobility reduction	None	1.0
<b>MUETMP</b>	Temperature dependence of phonon scattering	None	1.5
<b>NDEP</b>	Depletion charge contribution on effective electric field	None	1.0
<b>NDEPL</b>	Modification of depletion charge contribution for short-channel case	None	0.0
<b>NDEPLP</b>	Modification of depletion charge contribution for short-channel case	None	1.0
<b>NINV</b>	Inversion charge contribution on effective electric field	None	0.5



**Table 90: Level 66 MOSFET Narrow Channel Effect Parameters**

<b>Model Parameter</b>	<b>Description</b>	<b>Unit</b>	<b>Default</b>
<b>WFC</b>	Threshold voltage change due to capacitance change	Farad/ (cm <sup>2</sup> - Meter)	0.0
<b>WVTH0</b>	Threshold voltage shift	None	0.0
<b>NSUBP0</b>	Modification of pocket concentration for narrow width	cm <sup>-3</sup>	0.0
<b>NSUBWP</b>	Modification of pocket concentration for narrow width	None	1.0
<b>MUEPHW</b>	Phonon-related mobility reduction	None	0.0
<b>MUEPWP</b>	Phonon-related mobility reduction	None	1.0
<b>MUESRW</b>	Change of surface-roughness-related mobility	None	0.0
<b>MUESWP</b>	Change of surface-roughness-related mobility	None	1.0
<b>VTHSTI</b>	Threshold voltage shift due to STI	None	0.0
<b>VDSTI</b>	Vds dependence of STI subthreshold	None	0.0
<b>SCSTI1</b>	The same effect as SC1 but at STI edge	None	0.0
<b>SCSTI2</b>	The same effect as SC2 but at STI edge	None	0.0
<b>SCSTI3</b>	The same effect as SC3 but at STI edge	None	0.0
<b>NSTI</b>	Substrate-impurity concentration at the STI edge	cm <sup>-3</sup>	Version 231: 1.0e17  Other: 5.0e17
<b>WSTI</b>	Width of the high-field region at the STI edge	Meter	0.0
<b>WSTIL</b>	Channel length dependence of WSTI	None	0.0
<b>WSTILP</b>	Channel length dependence of WSTI	None	1.0
<b>WSTIW</b>	Channel-width dependence of WSTI	None	0.0
<b>WSTIWP</b>	Channel-width dependence of WSTI	None	1.0
<b>WL1</b>	Threshold voltage shift of STI leakage due to narrow channel effect	None	0.0
<b>WL1P</b>	Threshold voltage shift of STI leakage due to narrow channel effect	None	1.0
<b>NSUBPSTI1</b>	Pocket concentration change due to diffusion-region length between gate and STI	Meter	0.0

<b>NSUBPSTI2</b>	Pocket concentration change due to diffusion-region length between gate and STI	Meter	0.0
<b>NSUBPSTI3</b>	Pocket concentration change due to diffusion-region length between gate and STI	Meter	1.0
<b>MUESTI1</b>	Mobility change due to diffusion-region length between gate and STI	None	0.0
<b>MUESTI2</b>	Mobility change due to diffusion-region length between gate and STI	None	0.0
<b>MUESTI3</b>	Mobility change due to diffusion-region length between gate and STI	None	1.0
<b>SAREF</b>	Length of diffusion between gate and STI	Meter	1e-6
<b>SBREF</b>	Length of diffusion between gate and STI	Meter	1e-6

Table 91: Level 66 MOSFET Small Size Effect Parameters

Model Parameter	Description	Unit	Default
<b>WL2</b>	Threshold voltage shift due to small size effect	None	0.0
<b>WL2P</b>	Threshold voltage shift due to small size effect	None	1.0
<b>MUEPHS</b>	Mobility modification due to small size effect	None	0.0
<b>MUEPSP</b>	Mobility modification due to small size effect	None	1.0
<b>VOVERS</b>	Modification of maximum velocity due to small size effect	None	0.0
<b>VOVERSP</b>	Modification of maximum velocity due to small size effect	None	0.0

Table 92: Level 66 MOSFET Channel Length Modulation Parameters

Model Parameter	Description	Unit	Default
<b>CLM1</b>	Hardness coefficient of channel/contact junction	None	0.7
<b>CLM2</b>	Coefficient for $Q_B$ contribution	None	2.0
<b>CLM3</b>	Coefficient for $Q_I$ contribution	None	1.0
<b>CLM4</b>	Smoothing effect for Gds	None	500e-6
<b>CLM5</b>	Effect of pocket implantation	None	1.0
<b>CLM6</b>	Effect of pocket implantation	None	0.0

**Table 93: Level 66 MOSFET Substrate Current Parameters**

Model Parameter	Description	Unit	Default
SUB1	Substrate current coefficient of magnitude	Volt <sup>-1</sup>	10.0
SUB1L	Lgate dependence of SUB1	Meter	2.5e-3
SUB1LP	Lgate dependence of SUB1	None	1.0
SUB2	Substrate current coefficient of exponential term	Volt	25.0
SUB2L	Lgate dependence of SUB2	Meter	2.0e-6
SVDS	Substrate current dependence on Vds	None	0.8
SLG	Substrate current dependence on Lgate	Meter	3.0e-8
SLGL	Substrate current dependence on Lgate	Meter <sup>SLGLP</sup>	0.0
SLGLP	Substrate current dependence on Lgate	None	1.0
SVBS	Substrate current dependence on Vbs	None	0.5
SVBSL	Lgate dependence of SVBS	Meter <sup>SLBSLP</sup>	0.0
SVBSLP	Lgate dependence of SVBS	None	1.0
SVGS	Substrate current dependence on Vgs	None	0.8
SVGSL	Lgate dependence of SVGS	Meter <sup>SVGSLP</sup>	0.0
SVGSLP	Lgate dependence of SVGS	None	1.0
SVGSW	Wgate dependence of SVGS	Meter <sup>SVGSWP</sup>	0.0
SVGSWP	Wgate dependence of SVGS	None	1.0

**Table 94: Level 64 MOSFET II-Induced Bulk Potential Change Parameters**

Model Parameter	Description	Unit	Default
IBPC1	Impact-ionization induced bulk potential change	Volt/Ampere	0.0
IBPC2	Impact-ionization induced bulk potential change	Volt <sup>-1</sup>	0.0

**Table 95: Level 66 Gate Leakage Current MOSFET Model Parameters**

Model Parameter	Description	Unit	Default
GLEAK1	Gate to channel current coefficient	Amp/(Volt <sup>3/2</sup> x °C)	50.0
GLEAK2	Gate to channel current coefficient	1/(V <sup>0.5</sup> x	10e6

		Meter)	
<b>GLEAK3</b>	Gate to channel current coefficient	None	60.0e-3
<b>GLEAK4</b>	Gate to channel current coefficient	1/Meter	4.0
<b>GLEAK5</b>	Gate to channel current coefficient (short channel correction)	Volt/Meter	7.5e3
<b>GLEAK6</b>	Gate to channel current coefficient (Vds dependence correction)	Volt	250e-3
<b>GLEAK7</b>	Gate to channel current coefficient (gate length and width dependence correction)	Meter <sup>2</sup>	1e-6
<b>EGIG (IGTEMP1)</b>	Temperature dependence of gate leakage	Volt	0.0
<b>IGTEMP2</b>	Temperature dependence of gate leakage	Volt-°K	0.0
<b>IGTEMP3</b>	Temperature dependence of gate leakage	Volt-°K <sup>2</sup>	0.0
<b>GLKSD1</b>	Gate to source/drain current coefficient	Ampere-Meter/Volt <sup>2</sup>	1e-15
<b>GLKSD2</b>	Gate to source/drain current coefficient	1/(Volt-Meter)	5.0e6
<b>GLKSD3</b>	Gate to source/drain current coefficient	1/Meter	-5.0e6
<b>GLKB1</b>	Gate to bulk current coefficient	Ampere/Volt <sup>2</sup>	5.0e-16
<b>GLKB2</b>	Gate to bulk current coefficient	Meter/Volt	1.0
<b>GLKB3</b>	Flat-band shift for gate to bulk current	Volt	0.0
<b>GLPART1</b>	Partitioning ration of gate leakage current	None	0.5
<b>FN1</b>	Coefficient of Fowler-Nordheim current contribution	Meter <sup>2</sup> /Volt <sup>1.5</sup>	50
<b>FN2</b>	Coefficient of Fowler-Nordheim current contribution	1/(Meter-Volt <sup>0.5</sup> )	170e-6
<b>FN3</b>	Coefficient of Fowler-Nordheim current contribution	Volt	0.0
<b>FVBS</b>	Vbs dependence of Fowler-Nordheim current	None	12e-3

**Table 96: Level 66 MOSFET GIDL Current Parameters**

<b>Model Parameter</b>	<b>Description</b>	<b>Unit</b>	<b>Default</b>
<b>GIDL1</b>	Magnitude of GIDL	(Meter- Amp)/(Volt <sup>3/2</sup> - °C)	2.0
<b>GIDL2</b>	Field dependence of GIDL	V <sup>-2</sup> x Meter <sup>-1</sup> x Farad <sup>-3/2</sup>	3.0e7

<b>GIDL3</b>	Vds dependence of GIDL	None	0.9
<b>GIDL4</b>	Threshold of Vds dependence	Volt	Version 231: 0.9 Other: 0.0
<b>GIDL5</b>	Correction of high-field contribution	None	0.2

**Table 97: Level 66 MOSFET Symmetry Conservation at Vds=0, Short Channel Model Parameters**

<b>Model Parameter</b>	<b>Description</b>	<b>Unit</b>	<b>Default</b>
<b>VZADD0</b>	Symmetry conservation coefficient	Volt	10e-3
<b>PZADD0</b>	Symmetry conservation coefficient	Volt	5e-3
<b>DDLTMAX</b>	Smoothing coefficient for Vds	None	10.0
<b>DDLTSLP</b>	Lgate dependence of smoothing coefficient	None	0.0
<b>DDLTICT</b>	Lgate dependence of smoothing coefficient	None	10.0

**Table 98: Level 66 MOSFET Source/Bulk and Drain/Bulk Diode Parameters**

<b>Model Parameter</b>	<b>Description</b>	<b>Unit</b>	<b>Default</b>
<b>JS0</b>	Saturation current density	Amp/Meter <sup>2</sup>	0.5e-6
<b>JS0SW</b>	Sidewall saturation current density	Amp/Meter	0.0
<b>NJ</b>	Emission coefficient	None	1.0
<b>NJSW</b>	Sidewall emission coefficient	None	1.0
<b>XTI</b>	Temperature coefficient for forward current densities	None	2.0
<b>XTI2</b>	Temperature coefficient for forward current densities	None	0.0
<b>DIVX</b>	Reverse temperature coefficient	1/Volt	0.0
<b>CTEMP</b>	Temperature coefficient of reverse currents	None	0.0
<b>CISB</b>	Reverse-biased saturation current	Ampere	0.0
<b>CISBK</b>	Reverse-biased saturation current at low temperature	Ampere	0.0
<b>CVB</b>	Bias dependence coefficient of CISB	None	0.0
<b>CVBK</b>	Bias dependence coefficient of CISB at low temperature	None	0.0

<b>CJ</b>	Bottom junction capacitance per unit area at zero bias	Farad/Meter <sup>2</sup>	5.0e-4
<b>CJSW</b>	Source-drain sidewall junction capacitance per unit length at zero bias	Farad/Meter	5.0e-10
<b>CJSWG</b>	Source-drain sidewall junction capacitance per unit length at zero bias	Farad/Meter	5.0e-10
<b>MJ</b>	Bottom junction capacitance grading coefficient	None	0.5
<b>MJSW</b>	Bulk junction sidewall grading coefficient	None	0.33
<b>MJSWG</b>	Source/drain sidewall junction capacitance grading coefficient	None	0.33
<b>PB</b>	Bulk junction built-in potential	Volt	1.0
<b>PBSW</b>	Source-drain sidewall junction built-in potential	Volt	1.0
<b>PBSWG</b>	Source-drain gate sidewall junction built-in potential	Volt	1.0
<b>VDIFFJ</b>	Diode threshold voltage between source/drain and substrate	Volt	0.6e-3

**Table 99: Level 66 MOSFET 1/f Noise Model Parameters**

Model Parameter	Description	Unit	Default
<b>CIT</b>	Capacitance caused by the interface trapped carriers	Farad/cm <sup>2</sup>	0.0
<b>NFALP</b>	Contribution of the mobility fluctuation	Volt-sec	1.0e-19
<b>NFTRP</b>	Ratio of trap density to attenuation coefficient	Volt <sup>-1</sup> x cm <sup>-2</sup>	10.0e9

**Table 100: Level 66 MOSFET Subthreshold Swing Parameters**

Model Parameter	Description	Unit	Default
<b>PTHROU</b>	Correction for subthreshold swing	None	0.0

**Table 101: Level 66 MOSFET Non-Quasi-Static Model Parameters**

Model Parameter	Description	Unit	Default
<b>DLY1</b>	Coefficient for delay due to diffusion of carriers	Second	100e-12

<b>DLY2</b>	Coefficient for delay due to conduction of carriers	None	0.7
<b>DLY3</b>	Coefficient for RC delay of bulk carriers	Ohm	0.8e-6

**Table 102: Level 66 MOSFET Capacitance Parameters**

<b>Model Parameter</b>	<b>Description</b>	<b>Unit</b>	<b>Default</b>
<b>CGBO</b>	Gate-bulk overlap capacitance	Farad/Meter	0.0
<b>CGDO</b>	Gate-drain overlap capacitance	Farad/Meter	0.0
<b>CGSO</b>	Gate-source overlap capacitance	Farad/Meter	0.0
<b>XQY</b>	Distance from drain junction to maximum electric field point	Meter	0.0
<b>XQY1</b>	V <sub>bs</sub> dependence of Q <sub>y</sub>	Farad- $\mu\text{m}^{\text{XQY2}-1}$	0.0
<b>XQY2</b>	L <sub>gate</sub> dependence of Q <sub>y</sub>	None	2.0
<b>NOVER</b>	Impurity concentration in the overlap region	cm <sup>-3</sup>	0.0
<b>LOVER</b>	Overlap length	Meter	50e-9
<b>OVSLP</b>	Coefficient for overlap capacitance	None	2.1e-7
<b>OVMAG</b>	Coefficient for overlap capacitance	Volt	0.6
<b>VFBOVER</b>	Flatband voltage in overlap region	Volt	-0.5

**Table 103: Level 66 MOSFET Parasitic Resistance Parameters**

<b>Model Parameter</b>	<b>Description</b>	<b>Unit</b>	<b>Default</b>
<b>RS</b>	Source-contact resistance in LDD region	(Volt-Meter)/Ampere	0.0
<b>RD</b>	Drain-contact resistance in LDD region	(Volt-Meter)/Ampere	0.0
<b>RSH</b>	Source/drain sheet resistance	(Volt-square)/Ampere	0.0
<b>RSHG</b>	Gate sheet resistance	(Volt-square)/Ampere	0.0
<b>GBMIN</b>	Substrate resistance network	None	1.0e-12
<b>RBPB</b>	Substrate resistance network	Ohm	50.0
<b>RBPD</b>	Substrate resistance network	Ohm	50.0
<b>RBPS</b>	Substrate resistance network	Ohm	50.0
<b>RBDB</b>	Substrate resistance network	Ohm	50.0

<b>RBSB</b>	Substrate resistance network	Ohm	50.0
-------------	------------------------------	-----	------

**Table 104: Level 66 MOSFET Binning Parameters**

<b>Model Parameter</b>	<b>Description</b>	<b>Unit</b>	<b>Default</b>
<b>LMIN</b>	Minimum gate length	Meter	0.0
<b>LMAX</b>	Maximum gate length	Meter	1.0
<b>WMIN</b>	Minimum gate width	Meter	0.0
<b>WMAX</b>	Maximum gate width	Meter	1.0
<b>LBINN</b>			1.0
<b>WBINN</b>			1.0

**Table 105: Level 66 MOSFET Length Dependence Parameters**

<b>Model Parameter</b>	<b>Description</b>	<b>Unit</b>	<b>Default</b>
<b>LVMAX</b>	Length dependence of Vmax	None	0.0
<b>LBGTMP1</b>	Length dependence of Bgtmp1	None	0.0
<b>LBGTMP2</b>	Length dependence of Bgtmp2	None	0.0
<b>LEG0</b>	Length dependence of Eg0	None	0.0
<b>LLOVER</b>	Length dependence of Lover	None	0.0
<b>LVFBOVER</b>	Length dependence of Vfbover	None	0.0
<b>LNOVER</b>	Length dependence of Nover	None	0.0
<b>LWL2</b>	Length dependence of WL2	None	0.0
<b>LVFBC</b>	Length dependence of Vfbc	None	0.0
<b>LNSUBC</b>	Length dependence of Nsubc	None	0.0
<b>LNSUBP</b>	Length dependence of Nsubp	None	0.0
<b>LSCP1</b>	Length dependence of Scp1	None	0.0
<b>LSCP2</b>	Length dependence of Scp2	None	0.0
<b>LSCP3</b>	Length dependence of Scp3	None	0.0
<b>LSC1</b>	Length dependence of Sc1	None	0.0
<b>LSC2</b>	Length dependence of Sc2	None	0.0
<b>LSC3</b>	Length dependence of Sc3	None	0.0



<b>LPGD1</b>	Length dependence of Pgd1	None	0.0
<b>LPGD3</b>	Length dependence of Pgd3	None	0.0
<b>LNDEP</b>	Length dependence of Ndep	None	0.0
<b>LNINV</b>	Length dependence of Ninv	None	0.0
<b>LMUECB0</b>	Length dependence of MUecb0	None	0.0
<b>LMUECB1</b>	Length dependence of MUecb1	None	0.0
<b>LMUEPH1</b>	Length dependence of MUeph1	None	0.0
<b>LVTMP</b>	Length dependence of Vtmp	None	0.0
<b>LWVTH0</b>	Length dependence of Wvth0	None	0.0
<b>LMUESR1</b>	Length dependence of MUESr1	None	0.0
<b>LMUETMP</b>	Length dependence of MUetmp	None	0.0
<b>LSUB1</b>	Length dependence of sub1	None	0.0
<b>LSUB2</b>	Length dependence of sub2	None	0.0
<b>LSVDS</b>	Length dependence of SVDS	None	0.0
<b>LSVBS</b>	Length dependence of SVBS	None	0.0
<b>LSVGS</b>	Length dependence of SVGS	None	0.0
<b>LFN1</b>	Length dependence of FN1	None	0.0
<b>LFN2</b>	Length dependence of FN2	None	0.0
<b>LFN3</b>	Length dependence of FN3	None	0.0
<b>LVFBS</b>	Length dependence of Vfbs	None	0.0
<b>LNSTI</b>	Length dependence of NSTI	None	0.0
<b>LWSTI</b>	Length dependence of Wsti	None	0.0
<b>LSCSTI1</b>	Length dependence of SCSTI1	None	0.0
<b>LSCSTI1</b>	Length dependence of SCSTI2	None	0.0
<b>LVTHSTI</b>	Length dependence of Vthsti	None	0.0
<b>LMUESTI1</b>	Length dependence of MUesti1	None	0.0
<b>LMUESTI2</b>	Length dependence of MUesti2	None	0.0
<b>LMUESTI3</b>	Length dependence of MUesti3	None	0.0
<b>LNSUBPSTI1</b>	Length dependence of Nsubpsti1	None	0.0
<b>LNSUBPSTI2</b>	Length dependence of Nsubpsti2	None	0.0
<b>LNSUBPSTI3</b>	Length dependence of Nsubpsti3	None	0.0

<b>LCGSO</b>	Length dependence of Cgso	None	0.0
<b>LCGDO</b>	Length dependence of Cgdo	None	0.0
<b>LJS0</b>	Length dependence of Js0	None	0.0
<b>LJS0SW</b>	Length dependence of Js0sw	None	0.0
<b>LNJ</b>	Length dependence of Nj	None	0.0
<b>LCISBK</b>	Length dependence of Cisbk	None	0.0
<b>LCLM1</b>	Length dependence of Clm1	None	0.0
<b>LCLM2</b>	Length dependence of Clm2	None	0.0
<b>LCLM3</b>	Length dependence of Clm3	None	0.0
<b>LWFC</b>	Length dependence of Wfc	None	0.0
<b>LGIDL1</b>	Length dependence of GIDL1	None	0.0
<b>LGIDL2</b>	Length dependence of GIDL2	None	0.0
<b>LGLEAK1</b>	Length dependence of Gleak1	None	0.0
<b>LGLEAK2</b>	Length dependence of Gleak2	None	0.0
<b>LGLEAK3</b>	Length dependence of Gleak3	None	0.0
<b>LGLEAK6</b>	Length dependence of Gleak6	None	0.0
<b>LGLKSD1</b>	Length dependence of Glksd1	None	0.0
<b>LGLKSD2</b>	Length dependence of Glksd2	None	0.0
<b>LGLKB1</b>	Length dependence of Glkb1	None	0.0
<b>LGLKB2</b>	Length dependence of Glkb2	None	0.0
<b>LNFTRP</b>	Length dependence of Nftrp	None	0.0
<b>LNFBALP</b>	Length dependence of Nfbalp	None	0.0
<b>LPTHROU</b>	Length dependence of Pthrou	None	0.0
<b>LVDIFFJ</b>	Length dependence of Vdiffj	None	0.0
<b>LIBPC1</b>	Length dependence of lbpc1	None	0.0
<b>LIBPC2</b>	Length dependence of lbpc2	None	0.0

**Table 106: Level 66 MOSFET Width Dependence Parameters**

<b>Model Parameter</b>	<b>Description</b>	<b>Unit</b>	<b>Default</b>
<b>WVMAX</b>	Width dependence of Vmax	None	0.0
<b>WBGTMP1</b>	Width dependence of Bgtmp1	None	0.0

<b>WBGTMP2</b>	Width dependence of Bgtmp2	None	0.0
<b>WEG0</b>	Width dependence of Eg0	None	0.0
<b>WLOVER</b>	Width dependence of Lover	None	0.0
<b>WVFOVER</b>	Width dependence of Vfbover	None	0.0
<b>WNOVER</b>	Width dependence of Nover	None	0.0
<b>WWL2</b>	Width dependence of WL2	None	0.0
<b>WVFC</b>	Width dependence of Vfbc	None	0.0
<b>WNSUBC</b>	Width dependence of Nsubc	None	0.0
<b>WNSUBP</b>	Width dependence of Nsubp	None	0.0
<b>WSCP1</b>	Width dependence of Scp1	None	0.0
<b>WSCP2</b>	Width dependence of Scp2	None	0.0
<b>WSCP3</b>	Width dependence of Scp3	None	0.0
<b>WSC1</b>	Width dependence of Sc1	None	0.0
<b>WSC2</b>	Width dependence of Sc2	None	0.0
<b>WSC3</b>	Width dependence of Sc3	None	0.0
<b>WPGD1</b>	Width dependence of Pgd1	None	0.0
<b>WPGD3</b>	Width dependence of Pgd3	None	0.0
<b>WNDEP</b>	Width dependence of Ndep	None	0.0
<b>WNINV</b>	Width dependence of Ninv	None	0.0
<b>WMUECB0</b>	Width dependence of MUecb0	None	0.0
<b>WMUECB1</b>	Width dependence of MUecb1	None	0.0
<b>WMUEPH1</b>	Width dependence of MUeph1	None	0.0
<b>WVTMP</b>	Width dependence of Vtmp	None	0.0
<b>WWVTH0</b>	Width dependence of Wvth0	None	0.0
<b>WMUESR1</b>	Width dependence of MUesr1	None	0.0
<b>WMUETMP</b>	Width dependence of MUetmp	None	0.0
<b>WSUB1</b>	Width dependence of sub1	None	0.0
<b>WSUB2</b>	Width dependence of sub2	None	0.0
<b>WSVDS</b>	Width dependence of SVDS	None	0.0
<b>WSVBS</b>	Width dependence of SVBS	None	0.0
<b>WSVGS</b>	Width dependence of SVGS	None	0.0

<b>WFN1</b>	Width dependence of FN1	None	0.0
<b>WFN2</b>	Width dependence of FN2	None	0.0
<b>WFN3</b>	Width dependence of FN3	None	0.0
<b>WVFB</b>	Width dependence of Vfbs	None	0.0
<b>WNSTI</b>	Width dependence of NSTI	None	0.0
<b>WWSTI</b>	Width dependence of Wsti	None	0.0
<b>WSCSTI1</b>	Width dependence of SCSTI1	None	0.0
<b>WSCSTI2</b>	Width dependence of SCSTI2	None	0.0
<b>WVTHSTI</b>	Width dependence of Vthsti	None	0.0
<b>WMUESTI1</b>	Width dependence of MUesti1	None	0.0
<b>WMUESTI2</b>	Width dependence of MUesti2	None	0.0
<b>WMUESTI3</b>	Width dependence of MUesti3	None	0.0
<b>WNSUBPSTI1</b>	Width dependence of Nsubpsti1	None	0.0
<b>WNSUBPSTI2</b>	Width dependence of Nsubpsti2	None	0.0
<b>WNSUBPSTI3</b>	Width dependence of Nsubpsti3	None	0.0
<b>WCGSO</b>	Width dependence of Cgso	None	0.0
<b>WCGDO</b>	Width dependence of Cgdo	None	0.0
<b>WJS0</b>	Width dependence of Js0	None	0.0
<b>WJS0SW</b>	Width dependence of Js0sw	None	0.0
<b>WNJ</b>	Width dependence of Nj	None	0.0
<b>WCISBK</b>	Width dependence of Cisbk	None	0.0
<b>WCLM1</b>	Width dependence of Clm1	None	0.0
<b>WCLM2</b>	Width dependence of Clm2	None	0.0
<b>WCLM3</b>	Width dependence of Clm3	None	0.0
<b>WWFC</b>	Width dependence of Wfc	None	0.0
<b>WGIDL1</b>	Width dependence of GIDL1	None	0.0
<b>WGIDL2</b>	Width dependence of GIDL2	None	0.0
<b>WGLEAK1</b>	Width dependence of Gleak1	None	0.0
<b>WGLEAK2</b>	Width dependence of Gleak2	None	0.0
<b>WGLEAK3</b>	Width dependence of Gleak3	None	0.0
<b>WGLEAK6</b>	Width dependence of Gleak6	None	0.0
<b>WGLKSD1</b>	Width dependence of Glksd1	None	0.0

<b>WGLKSD2</b>	Width dependence of Glksd2	None	0.0
<b>WGLKB1</b>	Width dependence of Glkb1	None	0.0
<b>WGLKB2</b>	Width dependence of Glkb2	None	0.0
<b>WNFTRP</b>	Width dependence of Nftrp	None	0.0
<b>WNFALP</b>	Width dependence of Nfalp	None	0.0
<b>WPTHROU</b>	Width dependence of Pthrou	None	0.0
<b>WVDIFFJ</b>	Width dependence of Vdiffj	None	0.0
<b>WIBPC1</b>	Width dependence of lbpc1	None	0.0
<b>WIBPC2</b>	Width dependence of lbpc2	None	0.0


**Table 107: Level 66 MOSFET Cross Dependence Parameters**

<b>Model Parameter</b>	<b>Description</b>	<b>Unit</b>	<b>Default</b>
<b>PVMAX</b>	Cross dependence of Vmax	None	0.0
<b>PBGTMP1</b>	Cross dependence of Bgtmp1	None	0.0
<b>PBGTMP2</b>	Cross dependence of Bgtmp2	None	0.0
<b>PEG0</b>	Cross dependence of Eg0	None	0.0
<b>PLOVER</b>	Cross dependence of Lover	None	0.0
<b>PVFB OVER</b>	Cross dependence of Vfbover	None	0.0
<b>PNOVER</b>	Cross dependence of Nover	None	0.0
<b>PWL2</b>	Cross dependence of WL2	None	0.0
<b>PVFBC</b>	Cross dependence of Vfbc	None	0.0
<b>PNSUBC</b>	Cross dependence of Nsubc	None	0.0
<b>PNSUBP</b>	Cross dependence of Nsubp	None	0.0
<b>PSCP1</b>	Cross dependence of Scp1	None	0.0
<b>PSCP2</b>	Cross dependence of Scp2	None	0.0
<b>PSCP3</b>	Cross dependence of Scp3	None	0.0
<b>PSC1</b>	Cross dependence of Sc1	None	0.0
<b>PSC2</b>	Cross dependence of Sc2	None	0.0
<b>PSC3</b>	Cross dependence of Sc3	None	0.0
<b>PPGD1</b>	Cross dependence of Pgd1	None	0.0
<b>PPGD3</b>	Cross dependence of Pgd3	None	0.0

<b>PNDEP</b>	Cross dependence of Ndep	None	0.0
<b>PNINV</b>	Cross dependence of Ninv	None	0.0
<b>PMUECB0</b>	Cross dependence of MUecb0	None	0.0
<b>PMUECB1</b>	Cross dependence of MUecb1	None	0.0
<b>PMUEPH1</b>	Cross dependence of MUeph1	None	0.0
<b>PVTMP</b>	Cross dependence of Vtmp	None	0.0
<b>PWVTH0</b>	Cross dependence of Wvth0	None	0.0
<b>PMUESR1</b>	Cross dependence of MUESr1	None	0.0
<b>PMUETMP</b>	Cross dependence of MUetmp	None	0.0
<b>PSUB1</b>	Cross dependence of sub1	None	0.0
<b>PSUB2</b>	Cross dependence of sub2	None	0.0
<b>PSVDS</b>	Cross dependence of SVDS	None	0.0
<b>PSVBS</b>	Cross dependence of SVBS	None	0.0
<b>PSVGS</b>	Cross dependence of SVGS	None	0.0
<b>PFN1</b>	Cross dependence of FN1	None	0.0
<b>PFN2</b>	Cross dependence of FN2	None	0.0
<b>PFN3</b>	Cross dependence of FN3	None	0.0
<b>PVFBS</b>	Cross dependence of Vfbs	None	0.0
<b>PNSTI</b>	Cross dependence of NSTI	None	0.0
<b>PWSTI</b>	Cross dependence of Wsti	None	0.0
<b>PSCSTI1</b>	Cross dependence of SCSTI1	None	0.0
<b>PSCSTI1</b>	Cross dependence of SCSTI2	None	0.0
<b>PVTHSTI</b>	Cross dependence of Vthsti	None	0.0
<b>PMUESTI1</b>	Cross dependence of MUesti1	None	0.0
<b>PMUESTI2</b>	Cross dependence of MUesti2	None	0.0
<b>PMUESTI3</b>	Cross dependence of MUesti3	None	0.0
<b>PNSUBPSTI1</b>	Cross dependence of Nsubpsti1	None	0.0
<b>PNSUBPSTI2</b>	Cross dependence of Nsubpsti2	None	0.0
<b>PNSUBPSTI3</b>	Cross dependence of Nsubpsti3	None	0.0
<b>PCGSO</b>	Cross dependence of Cgso	None	0.0
<b>PCGDO</b>	Cross dependence of Cgdo	None	0.0
<b>PJS0</b>	Cross dependence of Js0	None	0.0

<b>PJS0SW</b>	Cross dependence of Js0sw	None	0.0
<b>PNJ</b>	Cross dependence of Nj	None	0.0
<b>PCISBK</b>	Cross dependence of Cisbk	None	0.0
<b>PCLM1</b>	Cross dependence of Clm1	None	0.0
<b>PCLM2</b>	Cross dependence of Clm2	None	0.0
<b>PCLM3</b>	Cross dependence of Clm3	None	0.0
<b>PWFC</b>	Cross dependence of Wfc	None	0.0
<b>PGIDL1</b>	Cross dependence of GIDL1	None	0.0
<b>PGIDL2</b>	Cross dependence of GIDL2	None	0.0
<b>PGLEAK1</b>	Cross dependence of Gleak1	None	0.0
<b>PGLEAK2</b>	Cross dependence of Gleak2	None	0.0
<b>PGLEAK3</b>	Cross dependence of Gleak3	None	0.0
<b>PGLEAK6</b>	Cross dependence of Gleak6	None	0.0
<b>PGLKSD1</b>	Cross dependence of Glksd1	None	0.0
<b>PGLKSD2</b>	Cross dependence of Glksd2	None	0.0
<b>PGLKB1</b>	Cross dependence of Glkb1	None	0.0
<b>PGLKB2</b>	Cross dependence of Glkb2	None	0.0
<b>PNFTRP</b>	Cross dependence of Nftrp	None	0.0
<b>PNFALP</b>	Cross dependence of Nfalp	None	0.0
<b>PPTHROU</b>	Cross dependence of Pthrou	None	0.0
<b>PVDIFFJ</b>	Cross dependence of Vdiffj	None	0.0
<b>PIBPC1</b>	Cross dependence of lbpc1	None	0.0
<b>PIBPC2</b>	Cross dependence of lbpc2	None	0.0

## **MOSFET Instance, HiSIM2.40 LDMOS (Level 66, COLDMOS=1)**



### HiSIM2.40 LDMOS FET Instance Netlist Syntax

The syntax for a Level 66 HiSIM2.40 LDMOS FET instance is:

```
Mxxxx nd ng ns [nb] modelname [[L=length] [[W=width]
[AD=val] [AS=val] [PD=val] [PS=val]
[NRD=val] [NRS=val][XGW=val] [XGL=val]
[NF=val] [NGCON=val] [LOD=val] [TEMP=val] [DTEMP=val]
[M=val] [SA=val] [SB=val] [SD=val] [DNSUBC=val]
[RBPB=val] [RBPD=val] [RBPS=val] [RBDB=val] [RBSB=val]
[CORBNET=val] [CORG=val] [ICVBS=val] [ICVDS=val] [ICVGS=val]
```

*nd* is the drain node, *ng* is the gate node, *ns* is the source node, and *nb* is the bulk or substrate node of the MOSFET. *modelname* is the name of a Level 66 LDMOS FET model defined in a .MODEL statement elsewhere in the netlist.

When the option **WL** is in effect (on the .OPTION statement), the syntax becomes:

```
Mxxxx nd ng ns [nb] modelname [width] [length]
[AD=val] [AS=val] [PD=val] [PS=val]
[NRD=val] [NRS=val][XGW=val] [XGL=val]
[NF=val] [NGCON=val] [LOD=val] [TEMP=val] [DTEMP=val]
[M=val] [SA=val] [SB=val] [SD=val] [DNSUBC=val]
[RBPB=val] [RBPD=val] [RBPS=val] [RBDB=val] [RBSB=val]
[CORBNET=val] [CORG=val] [ICVBS=val] [ICVDS=val] [ICVGS=val]
```

**Table 108: HiSIM 2.40 LDMOS Instance Parameters**

Instance Parameter	Description	Unit	Default
--------------------	-------------	------	---------



<b>AD</b>	Drain area	Meter <sup>2</sup>	0.0
<b>AS</b>	Source area	Meter <sup>2</sup>	0.0
<b>CORBNET</b>	Activate body resistance (1) or do not activate (0)	None	0
<b>CORG</b>	Activate sheet resistance (1) or do not activate (0)	None	0
<b>NSUBCDFM</b>	Substrate impurity concentration	1/cm <sup>3</sup>	None
<b>DTEMP</b>	Difference between device and circuit temperatures	°C	0.0
<b>ICVBS</b>			0.0
<b>ICVDS</b>			0.0
<b>ICVGS</b>			0.0
<b>L</b>	Channel length	Meter	5.0e-6
<b>LOD</b>	Length of diffusion between gate and STI	Meter	10.0e-6
<b>M</b>	Multiplier for multiple parallel transistors	None	1.0
<b>NF</b>	Number of gate fingers	None	1.0
<b>NGCON</b>	Number of gate contacts	None	1.0
<b>NRD</b>	Number of squares for drain	Square	1.0
<b>NRS</b>	Number of squares for source	Square	1.0
<b>PD</b>	Drain perimeter	Meter	0.0
<b>PS</b>	Source perimeter	Meter	0.0
<b>RBDB</b>	Substrate resistance network	Ohm	50.0
<b>RBPB</b>	Substrate resistance network	Ohm	50.0
<b>RBPD</b>	Substrate resistance network	Ohm	50.0
<b>RBPS</b>	Substrate resistance network	Ohm	50.0
<b>RBSB</b>	Substrate resistance network	Ohm	50.0
<b>SA</b>	Length of diffusion between gate and STI	Meter	0.0
<b>SB</b>	Length of diffusion between gate and STI	Meter	0.0
<b>SD</b>			0.0
<b>TEMP</b>	Device temperature	°K	Calculated
<b>W</b>	Channel width	Meter	5.0e-6
<b>XGL</b>	Offset of gate length	Meter	0.0
<b>XGW</b>	Distance from gate contact to channel edge	Meter	0.0

## HiSIM2.0 MOSFET Model, Level 66 (COLDMOS=1)

The syntax for a HiSIM2.40 LDMOS FETs model is:

```
.MODEL modelName NMOS LEVEL=66 COLDMOS=1 [parameter=val] ...
```

or

```
.MODEL modelName PMOS LEVEL=66 COLDMOS=1 [parameter=val] ...
```

*modelName* is the name used by MOSFET instances to refer to this .MODEL statement. The **LEVEL=66** and **COLDMOS=1** entries select the Hiroshima University 2.40 HiSIM2.40 LDMOS FET model.

**Table 109: HiSIM 2.40 LDMOS Model Selector Parameters**

Model Parameter	Description	Unit	Default
<b>LEVEL</b>	66 is required to select the HiSIM2.0 MOSFET model	None	1 (default if LEVEL parameter is omitted)
<b>COLDMOS</b>	Required selector for the HiSIM2.40 LDMOS model	None	None
<b>VERSION</b>	Version number	None	231
<b>INFO</b>	Info	None	0
<b>NOISE</b>	Channel thermal/flicker noise combination selector	None	1
<b>COADOV</b>	Switch to add overlap capacitances to intrinsic ones	None	1 (yes)
<b>CODFM</b>	Switch to enable design for manufacturing	None	0 (off)
<b>COGIDL</b>	Switch to calculate gate induced drain leakage (GIDL) current	None	0 (no)
<b>COFLICK</b>	Switch to calculate flicker noise	None	0 (no)
<b>COIGN</b>	Switch to calculate induced gate noise	None	0 (no)
<b>COIIGS</b>	Switch to calculate gate tunneling current	None	0 (no)
<b>COIPRV</b>	Use <i>ids_prv</i> as initial guess of <i>I<sub>ds</sub></i>	None	1.0
<b>COISTI</b>	Switch to calculate STI	None	0 (no)
<b>COISUB</b>	Switch to calculate substrate current	None	0 (no)
<b>CONQS</b>	Calculate in NQS or QS mode	None	0
<b>COOVL</b>	Selector for overlap capacitance model	None	0

	<p>&lt;1 = constant value</p> <p>0 = approximate the linear reduction of the field</p> <p>&gt;0 = consider the lateral impurity profile</p>		
<b>COPPRV</b>	Use psX_prv as initial guess of prX (X=0 1)	None	1.0
<b>CORBNET</b>	Activate body resistance (1) or do not activate (0)	None	0
<b>CORG</b>	Activate sheet resistance (1) or do not activate (0)	None	0
<b>CORSRD</b>	RS/RD contact resistor inclusion flag	None	1 (yes)
<b>COTHRM1</b>	Switch to calculate thermal noise	None	0 (no)
<b>NOISE</b>	<p>Channel thermal and flicker noise combination selector</p> <p>1 = SPICE2 thermal, SPICE2 flicker</p> <p>2 = HiSIM1 (BSIM3) thermal, HiSIM flicker</p> <p>3 = SPICE2 thermal, HiSIM1 flicker</p> <p>4 = HiSIM1 noise, SPICE2 flicker</p> <p>5 = No thermal, HiSIM1 flicker</p>	None	1

Table 110: HiSIM 2.40 LDMOS Basic Device Parameters

Model Parameter	Description	Unit	Default
<b>TOX</b>	Physical oxide thickness	Meter	30.0e-9
<b>XLD</b>	Gate-overlap length	Meter	30.0e-9
<b>XWD</b>	Gate-overlap width	Meter	0.0
<b>TPOLY</b>	Height of the gate poly-Si for fringing capacitance	Meter	200e-9
<b>LL</b>	Coefficient of gate length modification	None	0.0
<b>LLD</b>	Coefficient of gate length modification	None	0.0
<b>LLN</b>	Coefficient of gate length modification	None	0.0
<b>WL</b>	Coefficient of gate width modification	None	0.0
<b>WLD</b>	Coefficient of gate width modification	None	0.0
<b>WLN</b>	Coefficient of gate width modification	None	0.0
<b>NSUBC</b>	Substrate impurity concentration	cm <sup>-3</sup>	1.0e17

<b>NSUBP</b>	Maximum pocket concentration	cm <sup>-3</sup>	1.0e17
<b>LP</b>	Pocket penetration length	Meter	0.0
<b>NPEXT</b>	Maximum concentration of pocket tail	cm <sup>-3</sup>	5.0e17
<b>LPEXT</b>	Extension length of pocket tail	Meter	1.0e-50
<b>VBFC</b>	Flat-band voltage	Volt	-1.0
<b>VBI</b>	Built-in potential	Volt	1.1
<b>KAPPA</b>	Dielectric constant for gate dielectric	None	3.9
<b>EG0</b>	Bandgap	eV	1.1785
<b>BGTMP1</b>	Temperature dependence of bandgap	eV/°K	90.25e-6
<b>BGTMP2</b>	Temperature dependence of bandgap	eV/°K <sup>2</sup>	0.1e-6
<b>TNOM</b>	Circuit nominal temperature	°C	27
<b>XL</b>	Difference between real and drawn gate length	Meter	0.0
<b>XW</b>	Difference between real and drawn gate width	Meter	0.0

**Table 111: HiSIM 2.40 LDMOS Velocity Parameters**

<b>Model Parameter</b>	<b>Description</b>	<b>Unit</b>	<b>Default</b>
<b>VMAX</b>	Saturation velocity	cm/Second	10e6
<b>VOVER</b>	Velocity overshoot effect	cm <sup>VOVERP</sup>	0.3
<b>VOVERP</b>	Leff dependence of velocity overshoot	None	0.3
<b>VTMP</b>	Temperature dependence of the saturation velocity	cm/Second	0.0

**Table 112: HiSIM 2.40 LDMOS Quantum Effect Model Parameters**

<b>Model Parameter</b>	<b>Description</b>	<b>Unit</b>	<b>Default</b>
<b>QME1</b>	Vgs dependence of quantum mechanical effect	Meter/Volt <sup>2</sup>	0.0
<b>QME2</b>	Vgs dependence of quantum mechanical effect	Volt	1.0
<b>QME3</b>	Minimum Tox modification	Meter	0.0

**Table 113: HiSIM 2.40 LDMOS Poly Depletion Model Parameters**

<b>Model Parameter</b>	<b>Description</b>	<b>Unit</b>	<b>Default</b>
------------------------	--------------------	-------------	----------------

<b>PGD1</b>	Strength of poly depletion effect	Volt	0.0
<b>PGD2</b>	Threshold voltage of poly depletion effect	Volt	1.0
<b>PGD3</b>	Vds dependence of poly depletion effect	None	0.8
<b>PGD4</b>	Lgate dependence of poly depletion effect	None	0.0

**Table 114: HiSIM 2.40 LDMOS Short Channel Model Parameters**

<b>Model Parameter</b>	<b>Description</b>	<b>Unit</b>	<b>Default</b>
<b>PARL2</b>	Depletion width of channel/contact junction	Meter	10e-9
<b>SC1</b>	Magnitude of short-channel effect	None	1.0
<b>SC2</b>	Vds dependence of short-channel effect	Meter/Volt	1.0
<b>SC3</b>	Vbs dependence of short-channel effect	Meter/Volt	0.0
<b>SCP1</b>	Magnitude of short-channel effect due to pocket	None	1.0
<b>SCP2</b>	Vds dependence of short-channel effect due to pocket	Meter/Volt	0.1
<b>SCP3</b>	Vbs dependence of short-channel effect due to pocket	Meter/Volt	0.0
<b>SCP21</b>	Short-channel-effect modification for small Vds	Volt	0.0
<b>SCP22</b>	Short-channel-effect modification for small Vds	Volt <sup>4</sup>	0.0
<b>BS1</b>	Body-coefficient modification by impurity profile	Volt <sup>2</sup>	0.0
<b>BS2</b>	Body-coefficient modification by impurity profile	Volt	0.9

**Table 115: HiSIM 2.40 LDMOS Mobility Model Parameters**

<b>Model Parameter</b>	<b>Description</b>	<b>Unit</b>	<b>Default</b>
<b>BB</b>	High-field mobility degradation	None	NMOS: 2.0 PMOS: 1.0
<b>DMPHNSUBC</b>			0.0
<b>MUECB0</b>	Coulomb scattering	cm <sup>2</sup> /Volt-sec	1000.0
<b>MUECB1</b>	Coulomb scattering	cm <sup>2</sup> /Volt-sec	100.0

<b>MUEPH0</b>	Phonon scattering	None	0.3
<b>MUEPH1</b>	Phonon scattering	$[\text{cm}^2/(\text{Volt}\cdot\text{sec})] \times (\text{Volt}/\text{cm})^{\text{MUEPH0}}$	NMOS: 25.0e3  PMOS: 9.0e3
<b>MUEPHL</b>	Length dependence of phonon mobility reduction	None	0.0
<b>MUEPLP</b>	Length dependence of phonon mobility reduction	None	1.0
<b>MUESR0</b>	Surface-roughness scattering	None	2.0
<b>MUESR1</b>	Surface-roughness scattering	$[\text{cm}^2/(\text{Volt}\cdot\text{sec})] \times [(\text{Volt}/\text{cm})^{\text{MUESR0}}]$	1.0e16
<b>MUESRL</b>	Length dependence of surface roughness mobility reduction	None	0.0
<b>MUESLP</b>	Length dependence of surface roughness mobility reduction	None	1.0
<b>MUETMP</b>	Temperature dependence of phonon scattering	None	1.7
<b>NDEP</b>	Depletion charge contribution on effective electric field	None	1.0
<b>NDEPL</b>	Modification of depletion charge contribution for short-channel case	None	0.0
<b>NDEPLP</b>	Modification of depletion charge contribution for short-channel case	None	1.0
<b>NINV</b>	Inversion charge contribution on effective electric field	None	0.5

**Table 116: HiSIM 2.40 LDMOS Narrow Channel Effect Parameters**

<b>Model Parameter</b>	<b>Description</b>	<b>Unit</b>	<b>Default</b>
<b>WFC</b>	Threshold voltage change due to capacitance change	Farad/(cm <sup>2</sup> -Meter)	0.0
<b>WVTH0</b>	Threshold voltage shift	None	0.0
<b>NSUBP0</b>	Modification of pocket concentration for narrow width	cm <sup>-3</sup>	0.0

<b>NSUBWP</b>	Modification of pocket concentration for narrow width	None	1.0
<b>MUEPHW</b>	Phonon-related mobility reduction	None	0.0
<b>MUEPWP</b>	Phonon-related mobility reduction	None	1.0
<b>MUESRW</b>	Change of surface-roughness-related mobility	None	0.0
<b>MUESWP</b>	Change of surface-roughness-related mobility	None	1.0
<b>VTHSTI</b>	Threshold voltage shift due to STI	None	0.0
<b>VDSTI</b>	Vds dependence of STI subthreshold	None	0.0
<b>SCSTI1</b>	The same effect as SC1 but at STI edge	None	0.0
<b>SCSTI2</b>	The same effect as SC2 but at STI edge	None	0.0
<b>NSTI</b>	Substrate-impurity concentration at the STI edge	cm <sup>-3</sup>	5.0e17
<b>WSTI</b>	Width of the high-field region at the STI edge	Meter	0.0
<b>WSTIL</b>	Channel length dependence of WSTI	None	0.0
<b>WSTILP</b>	Channel length dependence of WSTI	None	1.0
<b>WSTIW</b>	Channel-width dependence of WSTI	None	0.0
<b>WSTIWP</b>	Channel-width dependence of WSTI	None	1.0
<b>WL1</b>	Threshold voltage shift of STI leakage due to narrow channel effect	None	0.0
<b>WL1P</b>	Threshold voltage shift of STI leakage due to narrow channel effect	None	1.0
<b>NSUBPSTI1</b>	Pocket concentration change due to diffusion-region length between gate and STI	Meter	0.0
<b>NSUBPSTI2</b>	Pocket concentration change due to diffusion-region length between gate and STI	Meter	0.0
<b>NSUBPSTI3</b>	Pocket concentration change due to diffusion-region length between gate and STI	Meter	1.0
<b>MUESTI1</b>	Mobility change due to diffusion-region length between gate and STI	None	0.0
<b>MUESTI2</b>	Mobility change due to diffusion-region length between gate and STI	None	0.0
<b>MUESTI3</b>	Mobility change due to diffusion-region length between gate and STI	None	1.0
<b>SAREF</b>	Length of diffusion between gate and STI	Meter	1e-6
<b>SBREF</b>	Length of diffusion between gate and STI	Meter	1e-6

**Table 117: HiSIM 2.40 LDMOS Small Size Effect Parameters**

Model Parameter	Description	Unit	Default
WL2	Threshold voltage shift due to small size effect	None	0.0
WL2P	Threshold voltage shift due to small size effect	None	1.0
MUEPHS	Mobility modification due to small size effect	None	0.0
MUEPSP	Mobility modification due to small size effect	None	1.0
VOVERS	Modification of maximum velocity due to small size effect	None	0.0
VOVERSP	Modification of maximum velocity due to small size effect	None	0.0

**Table 118: HiSIM 2.40 LDMOS Channel Length Modulation Parameters**

Model Parameter	Description	Unit	Default
CLM1	Hardness coefficient of channel/contact junction	None	50.0e-3
CLM2	Coefficient for $Q_B$ contribution	None	2.0
CLM3	Coefficient for $Q_I$ contribution	None	1.0
CLM5	Effect of pocket implantation	None	1.0
CLM6	Effect of pocket implantation	None	0.0

**Table 119: HiSIM 2.40 LDMOS Substrate Current Parameters**

Model Parameter	Description	Unit	Default
SUB1	Substrate current coefficient of magnitude	Volt <sup>-1</sup>	50.0e-3
SUB1L	Lgate dependence of SUB1	Meter	2.5e-3
SUB1LP	Lgate dependence of SUB1	None	1.0
SUB2	Substrate current coefficient of exponential term	Volt	100.0
SUB2L	Lgate dependence of SUB2	Meter	2.0e-6
SVDS	Substrate current dependence on Vds	None	0.8
SLG	Substrate current dependence on Lgate	Meter	3.0e-8
SLGL	Substrate current dependence on Lgate	Meter <sup>SLGLP</sup>	0.0
SLGLP	Substrate current dependence on Lgate	None	1.0
SVBS	Substrate current dependence on Vbs	None	0.5
SVBSL	Lgate dependence of SVBS	Meter <sup>SLBSP</sup>	0.0



<b>SVBSLP</b>	Lgate dependence of SVBS	None	1.0
<b>SVGS</b>	Substrate current dependence on Vgs	None	0.8
<b>SVGSL</b>	Lgate dependence of SVGS	Meter <sup>SVGSLP</sup>	0.0
<b>SVGSLP</b>	Lgate dependence of SVGS	None	1.0
<b>SVGSW</b>	Wgate dependence of SVGS	Meter <sup>SVGSWP</sup>	0.0
<b>SVGSWP</b>	Wgate dependence of SVGS	None	1.0

**Table 120: HiSIM 2.40 LDMOS II-Induced Bulk Potential Change Parameters**

Model Parameter	Description	Unit	Default
<b>IBPC1</b>	Impact-ionization induced bulk potential change	Volt/Ampere	0.0
<b>IBPC2</b>	Impact-ionization induced bulk potential change	Volt <sup>-1</sup>	0.0

**Table 121: HiSIM 2.40 LDMOS Gate Leakage Current Model Parameters**

Model Parameter	Description	Unit	Default
<b>GLEAK1</b>	Gate to channel current coefficient	Amp/(Volt <sup>3/2</sup> x °C)	50.0
<b>GLEAK2</b>	Gate to channel current coefficient	1/(V <sup>0.5</sup> x Meter)	10e6
<b>GLEAK3</b>	Gate to channel current coefficient	None	60.0e-3
<b>GLEAK4</b>	Gate to channel current coefficient	1/Meter	4.0
<b>GLEAK5</b>	Gate to channel current coefficient (short channel correction)	Volt/Meter	7.5e3
<b>GLEAK6</b>	Gate to channel current coefficient (Vds dependence correction)	Volt	250e-3
<b>GLEAK7</b>	Gate to channel current coefficient (gate length and width dependence correction)	Meter <sup>2</sup>	1e-6
<b>IGTEMP2</b>	Temperature dependence of gate leakage	Volt-°K	0.0
<b>IGTEMP3</b>	Temperature dependence of gate leakage	Volt-°K <sup>2</sup>	0.0
<b>GLKSD1</b>	Gate to source/drain current coefficient	Ampere-Meter/Volt <sup>2</sup>	1e-15
<b>GLKSD2</b>	Gate to source/drain current coefficient	1/(Volt-Meter)	5.0e6

<b>GLKSD3</b>	Gate to source/drain current coefficient	1/Meter	-5.0e6
<b>GLKB1</b>	Gate to bulk current coefficient	Ampere/Volt <sup>2</sup>	5.0e-16
<b>GLKB2</b>	Gate to bulk current coefficient	Meter/Volt	1.0
<b>GLKB3</b>	Flat-band shift for gate to bulk current	Volt	0.0
<b>GLPART1</b>	Partitioning ration of gate leakage current	None	0.5
<b>FN1</b>	Coefficient of Fowler-Nordheim current contribution	Meter <sup>2</sup> /Volt <sup>1.5</sup>	50
<b>FN2</b>	Coefficient of Fowler-Nordheim current contribution	1/(Meter-Volt <sup>0.5</sup> )	170e-6
<b>FN3</b>	Coefficient of Fowler-Nordheim current contribution	Volt	0.0
<b>FVBS</b>	Vbs dependence of Fowler-Nordheim current	None	12e-3

**Table 122: HiSIM 2.40 LDMOS GIDL Current Parameters**

Model Parameter	Description	Unit	Default
<b>GIDL1</b>	Magnitude of GIDL	(Meter - Amp)/(Volt <sup>3/2</sup> - °C)	2.0
<b>GIDL2</b>	Field dependence of GIDL	V <sup>-2</sup> x Meter <sup>-1</sup> x Farad <sup>-3/2</sup>	3.0e7
<b>GIDL3</b>	Vds dependence of GIDL	None	0.9
<b>GIDL4</b>	Threshold of Vds dependence	Voltq	0.0
<b>GIDL5</b>	Correction of high-field contribution	None	0.2

**Table 123: HiSIM 2.40 LDMOS Symmetry Conservation at Vds=0, Short Channel Model Parameters**

Model Parameter	Description	Unit	Default
<b>VZADD0</b>	Symmetry conservation coefficient	Volt	10e-3
<b>PZADD0</b>	Symmetry conservation coefficient	Volt	5e-3
<b>DDLTMAX</b>	Smoothing coefficient for Vds	None	10.0
<b>DDLTSPL</b>	Lgate dependence of smoothing coefficient	None	0.0
<b>DDLTICT</b>	Lgate dependence of smoothing coefficient	None	10.0

**Table 124: HiSIM 2.40 LDMOS Source/Bulk and Drain/Bulk Diode Parameters**

Model Parameter	Description	Unit	Default
-----------------	-------------	------	---------

<b>JS0</b>	Saturation current density	Amp/Meter <sup>2</sup>	0.5e-6
<b>JS0SW</b>	Sidewall saturation current density	Amp/Meter	0.0
<b>NJ</b>	Emission coefficient	None	1.0
<b>NJSW</b>	Sidewall emission coefficient	None	1.0
<b>XTI</b>	Temperature coefficient for forward current densities	None	2.0
<b>XTI2</b>	Temperature coefficient for forward current densities	None	0.0
<b>DIVX</b>	Reverse temperature coefficient	1/Volt	0.0
<b>CTEMP</b>	Temperature coefficient of reverse currents	None	0.0
<b>CISB</b>	Reverse-biased saturation current	Ampere	0.0
<b>CISBK</b>	Reverse-biased saturation current at low temperature	Ampere	0.0
<b>CVB</b>	Bias dependence coefficient of CISB	None	0.0
<b>CVBK</b>	Bias dependence coefficient of CISB at low temperature	None	0.0
<b>CJ</b>	Bottom junction capacitance per unit area at zero bias	Farad/Meter <sup>2</sup>	5.0e-4
<b>CJSW</b>	Source-drain sidewall junction capacitance per unit length at zero bias	Farad/Meter	5.0e-10
<b>CJSWG</b>	Source-drain sidewall junction capacitance per unit length at zero bias	Farad/Meter	5.0e-10
<b>MJ</b>	Bottom junction capacitance grading coefficient	None	0.5
<b>MJSW</b>	Bulk junction sidewall grading coefficient	None	0.33
<b>MJSWG</b>	Source/drain sidewall junction capacitance grading coefficient	None	0.33
<b>PB</b>	Bulk junction built-in potential	Volt	1.0
<b>PBSW</b>	Source-drain sidewall junction built-in potential	Volt	1.0
<b>PBSWG</b>	Source-drain gate sidewall junction built-in potential	Volt	1.0
<b>VDIFFJ</b>	Diode threshold voltage between source/drain and substrate	Volt	0.6e-3

Table 125: HiSIM 2.40 LDMOS 1/f Noise Model Parameters

Model Parameter	Description	Unit	Default
<b>CIT</b>	Capacitance caused by the interface trapped carriers	Farad/cm <sup>2</sup>	0.0

<b>NFALP</b>	Contribution of the mobility fluctuation	Volt-sec	1.0e-19
<b>NFTRP</b>	Ratio of trap density to attenuation coefficient	Volt <sup>-1</sup> x cm <sup>-2</sup>	10.0e9

**Table 126: HiSIM 2.40 LDMOS Subthreshold Swing Parameters**

Model Parameter	Description	Unit	Default
<b>PTHROU</b>	Correction for subthreshold swing	None	0.0

**Table 127: HiSIM 2.40 LDMOS Non-Quasi-Static Model Parameters**

Model Parameter	Description	Unit	Default
<b>DLY1</b>	Coefficient for delay due to diffusion of carriers	Second	100e-12
<b>DLY2</b>	Coefficient for delay due to conduction of carriers	None	0.7
<b>DLY3</b>	Coefficient for RC delay of bulk carriers	Ohm	0.8e-6

**Table 128: HiSIM 2.40 LDMOS Capacitance Parameters**

Model Parameter	Description	Unit	Default
<b>CGBO</b>	Gate-bulk overlap capacitance	Farad/Meter	0.0
<b>CGDO</b>	Gate-drain overlap capacitance	Farad/Meter	0.0
<b>CGSO</b>	Gate-source overlap capacitance	Farad/Meter	0.0
<b>XQY</b>	Distance from drain junction to maximum electric field point	Meter	0.0
<b>XQY1</b>	V <sub>bs</sub> dependence of Q <sub>y</sub>	Farad- μm <sup>XQY2-1</sup>	0.0
<b>XQY2</b>	L <sub>gate</sub> dependence of Q <sub>y</sub>	None	2.0
<b>NOVER</b>	Impurity concentration in the overlap region	cm <sup>-3</sup>	0.0
<b>LOVER</b>	Overlap length	Meter	30e-9
<b>OVSLP</b>	Coefficient for overlap capacitance	None	2.0e-8
<b>OVMAG</b>	Coefficient for overlap capacitance	Volt	500.0
<b>VFBOVER</b>	Flatband voltage in overlap region	Volt	-0.5

**Table 129: HiSIM 2.40 LDMOS Parasitic Resistance Parameters**

Model Parameter	Description	Unit	Default
RS	Source-contact resistance in LDD region	(Volt-Meter)/Ampere	0.0
RD	Drain-contact resistance in LDD region	(Volt-Meter)/Ampere	0.0
RSH	Source/drain sheet resistance	(Volt-square)/Ampere	0.0
RSHG	Gate sheet resistance	(Volt-square)/Ampere	0.0
GBMIN	Substrate resistance network	None	1.0e-12
RBPB	Substrate resistance network	Ohm	50.0
RBPD	Substrate resistance network	Ohm	50.0
RBPS	Substrate resistance network	Ohm	50.0
RBDB	Substrate resistance network	Ohm	50.0
RBSB	Substrate resistance network	Ohm	50.0

**Table 130: HiSIM 2.40 LDMOS Binning Parameters**

Model Parameter	Description	Unit	Default
LMIN	Minimum gate length	Meter	0.0
LMAX	Maximum gate length	Meter	1.0
WMIN	Minimum gate width	Meter	0.0
WMAX	Maximum gate width	Meter	1.0
LBINN			1.0
WBINN			1.0

**Table 131: HiSIM 2.40 LDMOS Specific Parameters**

Model Parameter	Description	Unit	Default
COSELFHEAT	Switch to enable self-heating effect	None	0
XLDLD	Gate overlap length at drain side	Meter	1.0e-6
LOVERLD	Overlap length at drain side	Meter	1.0e-6
DLYDFT	Coefficient for carrier transit delay	cm <sup>2</sup> /Volt-sec	5.0e-2
DLYOV	Coefficient for RC delay of carriers	Second/Farad	2.0e-4
MPHDFM	NSUBCDFM dependence of phonon		-0.3

	scattering for DFM		
<b>RDVG11</b>	Vgs dependence of RD for CORSRD=1,3	None	0.1
<b>RDVG12</b>	Vgs dependence of RD for CORSRD=1,3	None	100.0
<b>RDVD</b>	Vds dependence of RD for CORSRD=1,3	Ohm/Volt	20.0
<b>QDFTMAG</b>	Adjustment for capacitance peak	None	0.0
<b>DLD</b>	LOVERLD modification by Vgs	Volt	2.0
<b>RTH0</b>	Thermal resistance	°K/Watt	0.1
<b>CTH0</b>	Thermal capacitance	Watt-second/°K	1.0e-7
<b>QDFTVD</b>			1.0
<b>LLOVERLD</b>	Length dependence of LOVERLD	None	0.0
<b>WLOVERLD</b>	Width dependence of LOVERLD	None	0.0
<b>PLOVERLD</b>	Cross dependence of LOVERLD	None	0.0
<b>RD2</b>	Drain contact resistance	Meter/Ampere	0.0
<b>RD3</b>	Drain contact resistance	Meter/Ampere	0.0
<b>RD20</b>	RD23 boundary for CORSD=2,3	None	0.0
<b>RD21</b>	Vds dependence of RD for CORSD=2,3	None	1.0
<b>RD22</b>	Vbs dependence of RD for CORSD=2,3	Ohm-Meter/Volt	0.0
<b>RD23</b>	Modification of RD for CORSD=2,3	Ohm-Meter/Volt <sup>RD25</sup>	0.5
<b>RD24</b>	Vgs dependence of RD for CORSD=2,3	Ohm-Meter/Volt <sup>RD25-1</sup>	0.0
<b>RD25</b>	Vgs dependence of RD for CORSD=2,3	Volt	0.0
<b>RD26</b>	Smoothing parameter of RD21 boundary for CORSD=2,3	None	0.001
<b>QOVRAT1</b>	Coefficient for Qover partitioning	None	0.1
<b>QOVRAT2</b>	Coefficient for Qover partitioning	Volt	1.0
<b>RDVDL</b>	Lgate dependence of RD for CORSD=1,3	None	0.0
<b>RDVDLP</b>	Lgate dependence of RD for CORSD=1,3	None	1.0
<b>RDVDS</b>	Small size dependence of RD for CORSD=1,3	None	0.0
<b>RDVDSP</b>	Small size dependence of RD for CORSD=1,3	None	1.0
<b>RD23L</b>	Lgate dependence of RD21 boundary for CORSD=2,3	None	0.0
<b>RD23LP</b>	Lgate dependence of RD21 boundary for CORSD=2,3	None	1.0

<b>RD23S</b>	Small size dependence of RD21 for CORSD=2,3	None	0.0
<b>RD23SP</b>	Small size dependence of RD21 for CORSD=2,3	None	1.0
<b>RDS</b>	Small size dependence of RD21 for CORSD=1,3	None	0.0
<b>RDSP</b>	Small size dependence of RD21 for CORSD=1,3	None	1.0
<b>LDRIFT</b>	Length of drift region	Meter	3.5e-6

**Table 132: HiSIM 2.40 LDMOS Length Dependence Parameters**

<b>Model Parameter</b>	<b>Description</b>	<b>Unit</b>	<b>Default</b>
<b>LVMAX</b>	Length dependence of Vmax	None	0.0
<b>LBGTMP1</b>	Length dependence of Bgtmp1	None	0.0
<b>LBGTMP2</b>	Length dependence of Bgtmp2	None	0.0
<b>LEG0</b>	Length dependence of Eg0	None	0.0
<b>LLOVER</b>	Length dependence of Lover	None	0.0
<b>LVFBOVER</b>	Length dependence of Vfbover	None	0.0
<b>LNOVER</b>	Length dependence of Nover	None	0.0
<b>LWL2</b>	Length dependence of WL2	None	0.0
<b>LVFBC</b>	Length dependence of Vfbc	None	0.0
<b>LNSUBC</b>	Length dependence of Nsubc	None	0.0
<b>LNSUBP</b>	Length dependence of Nsubp	None	0.0
<b>LSCP1</b>	Length dependence of Scp1	None	0.0
<b>LSCP2</b>	Length dependence of Scp2	None	0.0
<b>LSCP3</b>	Length dependence of Scp3	None	0.0
<b>LSC1</b>	Length dependence of Sc1	None	0.0
<b>LSC2</b>	Length dependence of Sc2	None	0.0
<b>LSC3</b>	Length dependence of Sc3	None	0.0
<b>LPGD1</b>	Length dependence of Pgd1	None	0.0
<b>LPGD3</b>	Length dependence of Pgd3	None	0.0
<b>LNDEP</b>	Length dependence of Ndep	None	0.0

<b>LNINV</b>	Length dependence of Ninv	None	0.0
<b>LMUECB0</b>	Length dependence of MUecb0	None	0.0
<b>LMUECB1</b>	Length dependence of MUecb1	None	0.0
<b>LMUEPH1</b>	Length dependence of MUeph1	None	0.0
<b>LVTMP</b>	Length dependence of Vtmp	None	0.0
<b>LWVTH0</b>	Length dependence of Wvth0	None	0.0
<b>LMUESR1</b>	Length dependence of MUESr1	None	0.0
<b>LMUETMP</b>	Length dependence of MUetmp	None	0.0
<b>LSUB1</b>	Length dependence of sub1	None	0.0
<b>LSUB2</b>	Length dependence of sub2	None	0.0
<b>LSVDS</b>	Length dependence of SVDS	None	0.0
<b>LSVBS</b>	Length dependence of SVBS	None	0.0
<b>LSVGS</b>	Length dependence of SVGS	None	0.0
<b>LFN1</b>	Length dependence of FN1	None	0.0
<b>LFN2</b>	Length dependence of FN2	None	0.0
<b>LFN3</b>	Length dependence of FN3	None	0.0
<b>LVFBS</b>	Length dependence of Vfbs	None	0.0
<b>LNSTI</b>	Length dependence of NSTI	None	0.0
<b>LWSTI</b>	Length dependence of Wsti	None	0.0
<b>LSCSTI1</b>	Length dependence of SCSTI1	None	0.0
<b>LSCSTI1</b>	Length dependence of SCSTI2	None	0.0
<b>LVTHSTI</b>	Length dependence of Vthsti	None	0.0
<b>LMUESTI1</b>	Length dependence of MUesti1	None	0.0
<b>LMUESTI2</b>	Length dependence of MUesti2	None	0.0
<b>LMUESTI3</b>	Length dependence of MUesti3	None	0.0
<b>LNSUBPSTI1</b>	Length dependence of Nsubpsti1	None	0.0
<b>LNSUBPSTI2</b>	Length dependence of Nsubpsti2	None	0.0
<b>LNSUBPSTI3</b>	Length dependence of Nsubpsti3	None	0.0
<b>LCGSO</b>	Length dependence of Cgso	None	0.0
<b>LCGDO</b>	Length dependence of Cgdo	None	0.0
<b>LJS0</b>	Length dependence of Js0	None	0.0
<b>LJS0SW</b>	Length dependence of Js0sw	None	0.0



<b>LNJ</b>	Length dependence of Nj	None	0.0
<b>LCISBK</b>	Length dependence of Cisbk	None	0.0
<b>LCLM1</b>	Length dependence of Clm1	None	0.0
<b>LCLM2</b>	Length dependence of Clm2	None	0.0
<b>LCLM3</b>	Length dependence of Clm3	None	0.0
<b>LWFC</b>	Length dependence of Wfc	None	0.0
<b>LGIDL1</b>	Length dependence of GIDL1	None	0.0
<b>LGIDL2</b>	Length dependence of GIDL2	None	0.0
<b>LGLEAK1</b>	Length dependence of Gleak1	None	0.0
<b>LGLEAK2</b>	Length dependence of Gleak2	None	0.0
<b>LGLEAK3</b>	Length dependence of Gleak3	None	0.0
<b>LGLEAK6</b>	Length dependence of Gleak6	None	0.0
<b>LGLKSD1</b>	Length dependence of Glksd1	None	0.0
<b>LGLKSD2</b>	Length dependence of Glksd2	None	0.0
<b>LGLKB1</b>	Length dependence of Glkb1	None	0.0
<b>LGLKB2</b>	Length dependence of Glkb2	None	0.0
<b>LNFRP</b>	Length dependence of Nfrp	None	0.0
<b>LNFRP</b>	Length dependence of Nfrp	None	0.0
<b>LNFALP</b>	Length dependence of Nfalp	None	0.0
<b>LPTHROU</b>	Length dependence of Pthrou	None	0.0
<b>LVDIFFJ</b>	Length dependence of Vdiffj	None	0.0
<b>LIBPC1</b>	Length dependence of lbpc1	None	0.0
<b>LIBPC2</b>	Length dependence of lbpc2	None	0.0

**Table 133: HiSIM 2.40 LDMOS Width Dependence Parameters**

<b>Model Parameter</b>	<b>Description</b>	<b>Unit</b>	<b>Default</b>
<b>WVMAX</b>	Width dependence of Vmax	None	0.0
<b>WBGTMP1</b>	Width dependence of Bgtmp1	None	0.0
<b>WBGTMP2</b>	Width dependence of Bgtmp2	None	0.0
<b>WEG0</b>	Width dependence of Eg0	None	0.0
<b>WLOVER</b>	Width dependence of Lover	None	0.0
<b>WVFOVER</b>	Width dependence of Vfbover	None	0.0

<b>WNOVER</b>	Width dependence of Nover	None	0.0
<b>WWL2</b>	Width dependence of WL2	None	0.0
<b>WVFB</b>	Width dependence of Vfbc	None	0.0
<b>WNSUBC</b>	Width dependence of Nsubc	None	0.0
<b>WNSUBP</b>	Width dependence of Nsubp	None	0.0
<b>WSCP1</b>	Width dependence of Scp1	None	0.0
<b>WSCP2</b>	Width dependence of Scp2	None	0.0
<b>WSCP3</b>	Width dependence of Scp3	None	0.0
<b>WSC1</b>	Width dependence of Sc1	None	0.0
<b>WSC2</b>	Width dependence of Sc2	None	0.0
<b>WSC3</b>	Width dependence of Sc3	None	0.0
<b>WPGD1</b>	Width dependence of Pgd1	None	0.0
<b>WPGD3</b>	Width dependence of Pgd3	None	0.0
<b>WNDEP</b>	Width dependence of Ndep	None	0.0
<b>WNINV</b>	Width dependence of Ninv	None	0.0
<b>WMUECB0</b>	Width dependence of MUecb0	None	0.0
<b>WMUECB1</b>	Width dependence of MUecb1	None	0.0
<b>WMUEPH1</b>	Width dependence of MUeph1	None	0.0
<b>WVTMP</b>	Width dependence of Vtmp	None	0.0
<b>WWVTH0</b>	Width dependence of Wvth0	None	0.0
<b>WMUESR1</b>	Width dependence of MUesr1	None	0.0
<b>WMUETMP</b>	Width dependence of MUetmp	None	0.0
<b>WSUB1</b>	Width dependence of sub1	None	0.0
<b>WSUB2</b>	Width dependence of sub2	None	0.0
<b>WSVDS</b>	Width dependence of SVDS	None	0.0
<b>WSVBS</b>	Width dependence of SVBS	None	0.0
<b>WSVGS</b>	Width dependence of SVGS	None	0.0
<b>WFN1</b>	Width dependence of FN1	None	0.0
<b>WFN2</b>	Width dependence of FN2	None	0.0
<b>WFN3</b>	Width dependence of FN3	None	0.0
<b>WVFBS</b>	Width dependence of Vfbs	None	0.0
<b>WNSTI</b>	Width dependence of NSTI	None	0.0

<b>WWSTI</b>	Width dependence of $W_{sti}$	None	0.0
<b>WSCSTI1</b>	Width dependence of SCSTI1	None	0.0
<b>WSCSTI2</b>	Width dependence of SCSTI2	None	0.0
<b>WVTHSTI</b>	Width dependence of $V_{thsti}$	None	0.0
<b>WMUESTI1</b>	Width dependence of $MU_{esti1}$	None	0.0
<b>WMUESTI2</b>	Width dependence of $MU_{esti2}$	None	0.0
<b>WMUESTI3</b>	Width dependence of $MU_{esti3}$	None	0.0
<b>WNSUBPSTI1</b>	Width dependence of $N_{subpsti1}$	None	0.0
<b>WNSUBPSTI2</b>	Width dependence of $N_{subpsti2}$	None	0.0
<b>WNSUBPSTI3</b>	Width dependence of $N_{subpsti3}$	None	0.0
<b>WCGSO</b>	Width dependence of $C_{gso}$	None	0.0
<b>WCGDO</b>	Width dependence of $C_{gdo}$	None	0.0
<b>WJS0</b>	Width dependence of $J_{s0}$	None	0.0
<b>WJS0SW</b>	Width dependence of $J_{s0sw}$	None	0.0
<b>WNJ</b>	Width dependence of $N_j$	None	0.0
<b>WCISBK</b>	Width dependence of $C_{isbk}$	None	0.0
<b>WCLM1</b>	Width dependence of $C_{lm1}$	None	0.0
<b>WCLM2</b>	Width dependence of $C_{lm2}$	None	0.0
<b>WCLM3</b>	Width dependence of $C_{lm3}$	None	0.0
<b>WWFC</b>	Width dependence of $W_{fc}$	None	0.0
<b>WGIDL1</b>	Width dependence of GIDL1	None	0.0
<b>WGIDL2</b>	Width dependence of GIDL2	None	0.0
<b>WGLEAK1</b>	Width dependence of Gleak1	None	0.0
<b>WGLEAK2</b>	Width dependence of Gleak2	None	0.0
<b>WGLEAK3</b>	Width dependence of Gleak3	None	0.0
<b>WGLEAK6</b>	Width dependence of Gleak6	None	0.0
<b>WGLKSD1</b>	Width dependence of $G_{kds1}$	None	0.0
<b>WGLKSD2</b>	Width dependence of $G_{kds2}$	None	0.0
<b>WGLKB1</b>	Width dependence of $G_{lkb1}$	None	0.0
<b>WGLKB2</b>	Width dependence of $G_{lkb2}$	None	0.0
<b>WNFTRP</b>	Width dependence of $N_{ftrp}$	None	0.0

<b>WNFALP</b>	Width dependence of Nfalp	None	0.0
<b>WPTHROU</b>	Width dependence of Pthrou	None	0.0
<b>WVDIFFJ</b>	Width dependence of Vdiffj	None	0.0
<b>WIBPC1</b>	Width dependence of lbpc1	None	0.0
<b>WIBPC2</b>	Width dependence of lbpc2	None	0.0

**Table 134: HiSIM 2.40 LDMOS Cross Dependence Parameters**

<b>Model Parameter</b>	<b>Description</b>	<b>Unit</b>	<b>Default</b>
<b>PVMAX</b>	Cross dependence of Vmax	None	0.0
<b>PBGTMP1</b>	Cross dependence of Bgtmp1	None	0.0
<b>PBGTMP2</b>	Cross dependence of Bgtmp2	None	0.0
<b>PEG0</b>	Cross dependence of Eg0	None	0.0
<b>PLOVER</b>	Cross dependence of Lover	None	0.0
<b>PVFB OVER</b>	Cross dependence of Vfbover	None	0.0
<b>PNOVER</b>	Cross dependence of Nover	None	0.0
<b>PWL2</b>	Cross dependence of WL2	None	0.0
<b>PVFC</b>	Cross dependence of Vfbc	None	0.0
<b>PNSUBC</b>	Cross dependence of Nsubc	None	0.0
<b>PNSUBP</b>	Cross dependence of Nsubp	None	0.0
<b>PSCP1</b>	Cross dependence of Scp1	None	0.0
<b>PSCP2</b>	Cross dependence of Scp2	None	0.0
<b>PSCP3</b>	Cross dependence of Scp3	None	0.0
<b>PSC1</b>	Cross dependence of Sc1	None	0.0
<b>PSC2</b>	Cross dependence of Sc2	None	0.0
<b>PSC3</b>	Cross dependence of Sc3	None	0.0
<b>PPGD1</b>	Cross dependence of Pgd1	None	0.0
<b>PPGD3</b>	Cross dependence of Pgd3	None	0.0
<b>PNDEP</b>	Cross dependence of Ndep	None	0.0
<b>PNINV</b>	Cross dependence of Ninv	None	0.0
<b>PMUECB0</b>	Cross dependence of MUecb0	None	0.0
<b>PMUECB1</b>	Cross dependence of MUecb1	None	0.0

<b>PMUEPH1</b>	Cross dependence of MUeph1	None	0.0
<b>PVTMP</b>	Cross dependence of Vtmp	None	0.0
<b>PWVTH0</b>	Cross dependence of Wvth0	None	0.0
<b>PMUESR1</b>	Cross dependence of MUesr1	None	0.0
<b>PMUETMP</b>	Cross dependence of MUetmp	None	0.0
<b>PSUB1</b>	Cross dependence of sub1	None	0.0
<b>PSUB2</b>	Cross dependence of sub2	None	0.0
<b>PSVDS</b>	Cross dependence of SVDS	None	0.0
<b>PSVBS</b>	Cross dependence of SVBS	None	0.0
<b>PSVGS</b>	Cross dependence of SVGS	None	0.0
<b>PFN1</b>	Cross dependence of FN1	None	0.0
<b>PFN2</b>	Cross dependence of FN2	None	0.0
<b>PFN3</b>	Cross dependence of FN3	None	0.0
<b>PVFBS</b>	Cross dependence of Vfbs	None	0.0
<b>PNSTI</b>	Cross dependence of NSTI	None	0.0
<b>PWSTI</b>	Cross dependence of Wsti	None	0.0
<b>PSCSTI1</b>	Cross dependence of SCSTI1	None	0.0
<b>PSCSTI1</b>	Cross dependence of SCSTI2	None	0.0
<b>PVTHSTI</b>	Cross dependence of Vthsti	None	0.0
<b>PMUESTI1</b>	Cross dependence of MUesti1	None	0.0
<b>PMUESTI2</b>	Cross dependence of MUesti2	None	0.0
<b>PMUESTI3</b>	Cross dependence of MUesti3	None	0.0
<b>PNSUBPSTI1</b>	Cross dependence of Nsubpsti1	None	0.0
<b>PNSUBPSTI2</b>	Cross dependence of Nsubpsti2	None	0.0
<b>PNSUBPSTI3</b>	Cross dependence of Nsubpsti3	None	0.0
<b>PCGSO</b>	Cross dependence of Cgso	None	0.0
<b>PCGDO</b>	Cross dependence of Cgdo	None	0.0
<b>PJS0</b>	Cross dependence of Js0	None	0.0
<b>PJS0SW</b>	Cross dependence of Js0sw	None	0.0
<b>PNJ</b>	Cross dependence of Nj	None	0.0
<b>PCISBK</b>	Cross dependence of Cisbk	None	0.0

<b>PCLM1</b>	Cross dependence of Clm1	None	0.0
<b>PCLM2</b>	Cross dependence of Clm2	None	0.0
<b>PCLM3</b>	Cross dependence of Clm3	None	0.0
<b>PWFC</b>	Cross dependence of Wfc	None	0.0
<b>PGIDL1</b>	Cross dependence of GIDL1	None	0.0
<b>PGIDL2</b>	Cross dependence of GIDL2	None	0.0
<b>PGLEAK1</b>	Cross dependence of Gleak1	None	0.0
<b>PGLEAK2</b>	Cross dependence of Gleak2	None	0.0
<b>PGLEAK3</b>	Cross dependence of Gleak3	None	0.0
<b>PGLEAK6</b>	Cross dependence of Gleak6	None	0.0
<b>PGLKSD1</b>	Cross dependence of Glksd1	None	0.0
<b>PGLKSD2</b>	Cross dependence of Glksd2	None	0.0
<b>PGLKB1</b>	Cross dependence of Glkb1	None	0.0
<b>PGLKB2</b>	Cross dependence of Glkb2	None	0.0
<b>PNFTRP</b>	Cross dependence of Nftrp	None	0.0
<b>PNFALP</b>	Cross dependence of Nfalp	None	0.0
<b>PPTHROU</b>	Cross dependence of Pthrou	None	0.0
<b>PVDIFFJ</b>	Cross dependence of Vdiffj	None	0.0
<b>PIBPC1</b>	Cross dependence of lbpc1	None	0.0
<b>PIBPC2</b>	Cross dependence of lbpc2	None	0.0

## 25 - MOSFET Levels 69 through 99

This topic describes the following MOSFETs:

"MOSFET Instance, PSP 103.1 Local Model (Level 69)" below

"PSP 103.1 MOSFET Local Model (Level 69, SWGEO=0)" on page 25-3

"MOSFET Instance, PSP 103.1 Geometric Model (Level 69)" on page 25-16

"PSP 103.1 MOSFET Geometric Model (Level 69, SWGEO=1)" on page 25-18

"MOSFET Instance, PSP 103.1 Binning Model (Level 69)" on page 25-38

"PSP 103.1 MOSFET Binning Model (Level 69, SWGEO=2)" on page 25-40

"MOSFET Instance, BSIM-CMG Model (Level 72)" on page 25-64

"BSIM-CMG MOSFET Model, Level 72" on page 25-66

"MOSFET Instance, HiSIM HV (Level 73)" on page 25-89

"HiSIM HV IGFET Model, Level 73" on page 25-91

"MOSFET Instance, UTSOI Local Model (Level 76)" on page 25-118

"UTSOI MOSFET Local Model (Level 76, SWSCALE=0)" on page 25-119

"MOSFET Instance, UTSOI Global Model (Level 76)" on page 25-126

"UTSOI MOSFET Global Model (Level 76, SWSCALE=1)" on page 25-127

"MOSFET Instance, Motorola MET LDMOS Model (Level 99)" on page 25-137

"Motorola MET LDMOS MOSFET Model, Level 99" on page 25-138


For additional MOSFETs, see

"MOSFET Levels 1 through 27" on page 22-1

"MOSFET Levels 49 through 54" on page 23-1

"MOSFET Levels 55 through 66" on page 24-1

### MOSFET Instance, PSP 103.1 Local Model (Level 69)



### PSP 103.1 Local Model MOSFET Instance Netlist Syntax

The syntax for a Level 69 PSP 103.1 local model MOSFET instance is:

```
Mxxxx nd ng ns nb modelname
[ABDRAIN=val] [ABSOURCE=val] [LGDRAIN=val] [LGSOURCE=val]
[LSDRAIN=val] [LSSOURCE=val]
[JW=val] [DELVTO=val] [FACTUO=val]
[M=val] [MULT=val]
```

*nd* is the drain node, *ng* is the gate node, *ns* is the source node, and *nb* is the bulk or substrate node of the MOSFET. *modelname* is the name of a Level 69 PSP 103.1 MOSFET local model (with model parameter **SWGEO=0**) defined in a .MODEL statement elsewhere in the netlist.

**Table 1: Level 69 PSP 103.1 Local Model MOSFET Instance Parameters**

Instance Parameter	Description	Unit	Default
<b>ABDRAIN (AD)</b>	Drain junction area	Meter <sup>2</sup>	1.0e-12
<b>ABSOURCE (AS)</b>	Source junction area	Meter <sup>2</sup>	1.0e-12
<b>LGDRAIN</b>	Gate-edge part of drain junction perimeter	Meter	1.0e-6
<b>LGSOURCE</b>	Gate-edge part of source junction perimeter	Meter	1.0e-6
<b>LSDRAIN (PD)</b>	STI-edge part of drain junction perimeter	Meter	1.0e-6
<b>LSSOURCE (PS)</b>	STI-edge part of source junction perimeter	Meter	1.0e-6
<b>JW</b>	Junction width	Meter	1.0e-6
<b>DELVTO</b>	Threshold voltage shift factor	V	0.0
<b>FACTUO</b>	Zero-field mobility pre-factor	None	1



<b>M</b>	Multiplier for multiple parallel transistors Total multiplier = M x MULT	None	1.0
<b>MULT</b>	Multiplier for multiple parallel transistors Total multiplier = M x MULT	None	1.0

## PSP 103.1 MOSFET Local Model (Level 69, SWGEO=0)

The syntax for a Level 69 PSP103.1 local model MOSFET model is:

```
.MODEL modelname NMOS LEVEL=69 SWGEO=0
```

```
+ [(parameter=val] ... [)]
```

or

```
.MODEL modelname PMOS LEVEL=69 SWGEO=0
```

```
+ [(parameter=val] ... [)]
```

*modelname* is the name used by MOSFET instances to refer to this .MODEL statement. The LEVEL=69 entry (plus the model parameter **SWGEO=0**) selects the PSP 103.1 MOSFET local model.

**Table 1: Level 69 PSP 103.1 MOSFET Local Model Selector Parameters**

Model Parameter	Description	Unit	Default
<b>LEVEL</b>	69 is required to select the PSP 103.1 MOSFET model. The instance parameters <b>BINMOD=0</b> and <b>GEOMOD=0</b> select the local model over the global and binned models.	None	1 (default if LEVEL parameter is omitted)
<b>SWGEO</b>	Selector for model: 0=local, 1=geometric, 2=binning	None	0 is required to select the local model
<b>SWNUD</b>	Switch for nonuniform doping model. 0=off. 1=calculate surface potential; NUD model does not affect CV, avoids non-reciprocal capacitances. 2=skip extra surface potential calculation, may result in non-reciprocal capacitances	None	0

<b>SWDELVTAC</b>	Switch for $V_{TH}$ charge adjustment model 0=off, 1=on	None	0
<b>TR (TREF, TNOM)</b>	Reference temperature	°C	21.0
<b>SWGATE</b>	Flag for gate current (0 = off)	None	0
<b>SWIMPACT</b>	Flag for impact ionization current (0 = off)	None	0
<b>SWGIDL</b>	Flag for GIDL/GISL current (0 = off)	None	0
<b>SWJUNCAP</b>	Selector for JUNCAP model (0 = off, 1, 2, 3)	None	0
<b>SWJUNASYM</b>	Flag for asymmetric junctions (0 = off)	None	0
<b>QMC</b>	Quantum-mechanical correction factor	None	1

Table 2: Level 69 PSP 103.1 MOSFET Local Model Process Parameters

Model Parameter	Description	Unit	Default
<b>VFB</b>	Flat-band voltage at reference temperature	Volt	-1.0
<b>STVFB</b>	Temperature dependence of flat-band voltage	Volt/°K	5.0e-4
<b>TOX</b>	Gate oxide thickness	Meter	2.0e-9
<b>EPSROX</b>	Relative permittivity of gate dielectric	None	3.9
<b>NEFF</b>	Substrate doping	1/Meter <sup>3</sup>	5.0e23
<b>GFACNUD</b>	Body factor change due to non-uniform doping (NUD) effect (min 0.01)	None	1.0
<b>VSBNUD</b>	Lower $V_{SB}$ value for NUD effect	Volt	0
<b>DVSBNUD</b>	$V_{SB}$ range for NUD effect (min: 0.1)	Volt	0
<b>FACNEFFAC</b>	Prefactor for effective substrate doping in separate charge calculation when SWDELVTAC=1	None	1
<b>DELVTAC</b>	Offset of $\phi_B$ in separate charge calculation when SWDELVTAC=1	Volt	0
<b>VNSUB</b>	Effective doping bias-dependence parameter	Volt	0.0
<b>NSLP</b>	Effective doping bias-dependence parameter	Volt	0.05
<b>DNSUB</b>	Effective doping bias-dependence parameter	1/Volt	0.0
<b>DPHIB</b>	Offset of PHIB	Volt	0.0
<b>NP</b>	Gate-polysilicon doping	1/Meter <sup>3</sup>	1.0e26
<b>CT</b>	Interface states factor	None	0.0
<b>TOXOV</b>	Overlap oxide thickness	Meter	2.0e-9

<b>TOXOVD</b>	Overlap oxide thickness for drain side	Meter	2.0e-9
<b>NOV</b>	Effective doping of overlap region	1/Meter <sup>3</sup>	5.0e25
<b>NOVD</b>	Effective doping of overlap region for drain side	1/Meter <sup>3</sup>	5.0e25

**Table 3: Level 69 PSP 103.1 MOSFET Local Model DIBL Parameters**

<b>Model Parameter</b>	<b>Description</b>	<b>Unit</b>	<b>Default</b>
<b>CF</b>	DIBL parameter	1/Volt	0.0
<b>CFB</b>	Back-bias dependence of CF	1/Volt	0.0

**Table 4: Level 69 PSP 103.1 MOSFET Local Model Mobility Parameters**

<b>Model Parameter</b>	<b>Description</b>	<b>Unit</b>	<b>Default</b>
<b>BETN</b>	Product of channel aspect ratio and zero-field mobility at TR.	Meter <sup>2</sup> /Volt/Second	7.0e-2
<b>STBET</b>	Temperature dependence of BETN		1.0
<b>MUE</b>	Mobility reduction coefficient at reference temperature	Meter/Volt	0.5
<b>STMUE</b>	Temperature dependence of MUE	None	0.0
<b>THEMU</b>	Mobility reduction exponent at reference temperature	None	1.5
<b>STTHEMU</b>	Temperature dependence of mobility reduction exponent THEMU	None	1.5
<b>CS</b>	Coulomb scattering parameter at reference temperature	None	0.0
<b>STCS</b>	Temperature dependence of CS	None	0.0
<b>XCOR</b>	Non-universality parameter	1/Volt	0.0
<b>STXCOR</b>	Temperature dependence of XCOR	None	0.0
<b>FETA</b>	Effective field parameter	None	1.0

**Table 5: Level 69 PSP 103.1 MOSFET Local Model Series Resistance Parameters**

Model Parameter	Description	Unit	Default
RS	Source/drain series resistance at reference temperature	Ohm	30.0
STRS	Temperature dependence of RS	None	1.0
RSB	Back-bias dependence of RS	1/Volt	0.0
RSG	Gate-bias dependence of RS	1/Volt	0.0

**Table 6: Level 69 PSP 103.1 MOSFET Local Model Velocity Saturation Parameters**

Model Parameter	Description	Unit	Default
THESAT	Velocity saturation parameter at reference temperature	1/Volt	1.0
STTHESAT	Temperature dependence of THESAT	None	1.0
THESATB	Back-bias dependence of velocity saturation	1/Volt	0.0
THESATG	Gate-bias dependence of velocity saturation	1/Volt	0.0

**Table 7: Level 69 PSP 103.1 MOSFET Local Model Saturation Voltage Parameter**

Model Parameter	Description	Unit	Default
AX	Linear/saturation transition factor	None	3.0

**Table 8: Level 69 PSP 103.1 MOSFET Local Model Channel Length Modulation Parameters**

Model Parameter	Description	Unit	Default
ALP	CLM pre-factor		0.01
ALP1	CLM enhancement factor above threshold	Volt	0.0
ALP2	CLM enhancement factor below threshold	1/Volt	0.0
VP	CLM logarithmic dependence factor	Volt	0.05

**Table 9: Level 69 PSP 103.1 MOSFET Local Model Impact Ionization Parameters**

Model Parameter	Description	Unit	Default
A1	Impact-ionization prefactor	None	1.0

<b>A2</b>	Impact-ionization exponent at reference temperature	Volt	10.0
<b>STA2</b>	Temperature dependence of A2	Volt	0.0
<b>A3</b>	Saturation-voltage dependence of impact ionization	None	1.0
<b>A4</b>	Back-bias dependence of impact ionization	1/Volt <sup>0.5</sup>	0.0

**Table 10: Level 69 PSP 103.1 MOSFET Local Model Gate Current Parameters**

<b>Model Parameter</b>	<b>Description</b>	<b>Unit</b>	<b>Default</b>
<b>GCO</b>	Gate tunneling energy adjustment	None	0.0
<b>IGINV</b>	Gate channel current pre-factor	Ampere	0.0
<b>IGOV</b>	Gate overlap current pre-factor	Ampere	0.0
<b>IGOVD</b>	Gate overlap current pre-factor for drain side	Ampere	0.0
<b>STIG</b>	Temperature dependence of gate current	None	2.0
<b>GC2</b>	Gate current slope factor	None	0.375
<b>GC3</b>	Gate current curvature factor	None	0.063
<b>CHIB</b>	Tunneling barrier height	Volt	3.1

**Table 11: Level 69 PSP 103.1 MOSFET Local Model Gate-Induced Drain Leakage Parameters**

<b>Model Parameter</b>	<b>Description</b>	<b>Unit</b>	<b>Default</b>
<b>AGIDL</b>	GIDL pre-factor	Ampere/Volt <sup>3</sup>	0.0
<b>AGIDLD</b>	GIDL pre-factor for drain side	Ampere/Volt <sup>3</sup>	0.0
<b>BGIDL</b>	GIDL probability factor at reference temperature	Volt	41.0
<b>BGIDLD</b>	GIDL probability factor at TR for drain side	Volt	41.0
<b>STBGIDL</b>	Temperature dependence of BGIDL	Volt/°K	0.0
<b>STBGIDLD</b>	Temperature dependence of BGIDL for drain side	Volt/°K	0.0
<b>CGIDL</b>	Back-bias dependence of GIDL	None	0.0
<b>CGIDLD</b>	Back-bias dependence of GIDL for drain side	None	0.0

**Table 12: Level 69 PSP 103.1 MOSFET Local Model Charge Model Parameters**

<b>Model</b>	<b>Description</b>	<b>Unit</b>	<b>Default</b>
--------------	--------------------	-------------	----------------

Parameter			
COX	Oxide capacitance for intrinsic channel	Farad	1e-14
CGOV	Oxide capacitance for gate-drain/source overlap	Farad	1e-15
CGOVD	Oxide capacitance for gate-drain/source overlap for drain side	Farad	1e-15
CGBOV	Oxide capacitance for gate-bulk overlap	Farad	0.0
CFR	Outer fringe capacitance	Farad	0.0
CFRD	Outer fringe capacitance for drain side	Farad	0.0

**Table 13: Level 69 PSP 103.1 MOSFET Local Model Noise Model Parameters**

Model Parameter	Description	Unit	Default
FNT	Thermal noise coefficient	None	1.0
NFA	First coefficient of flicker noise	1/Volt-Meter <sup>4</sup>	8.0e22
NFB	Second coefficient of flicker noise	1/Volt-Meter <sup>2</sup>	3.0e7
NFC	Third coefficient of flicker noise	1/Volt	0.0
EF	Flicker noise frequency exponent	None	1.0

**Table 14: Level 69 PSP 103.1 MOSFET Local Model Temperature Offset Parameters**

Model Parameter	Description	Unit	Default
DTA	Temperature offset from ambient circuit temperature	°K	0.0

**Table 15: Level 69 PSP 103.1 MOSFET Local Model Basic JUNCAP2 Parameters**

Model Parameter	Description	Unit	Default
TRJ	Reference temperature (for both source-bulk and source-drain junctions)	°C	21.0
SWJUNEXP	Flag for JUNCAP2 Express: 0=full JUNCAP2 model,	None	0

	1=Express model (for both source-bulk and source-drain junctions)		
<b>IMAX</b>	Maximum current up to which forward current behaves exponentially (for both source-bulk and source-drain junctions)	Ampere	1000.0

**Table 16: Level 69 PSP 103.1 MOSFET Local Model JUNCAP2 Source-Bulk Capacitance Parameters**

<b>Model Parameter</b>	<b>Description</b>	<b>Unit</b>	<b>Default</b>
<b>CJORBOT</b>	Zero-bias capacitance per unit area of bottom component for source-bulk junction	Farad/Meter <sup>2</sup>	1.0e-3
<b>CJORSTI</b>	Zero-bias capacitance per unit length of STI-edge component for source-bulk junction	Farad/Meter	1.0e-9
<b>CJORGAT</b>	Zero-bias capacitance per unit length of gate-edge component for source-bulk junction	Farad/Meter	1.0e-9
<b>VBIRBOT</b>	Built-in voltage at the reference temperature of bottom component for source-bulk junction	Volt	1.0
<b>VBIRSTI</b>	Built-in voltage at the reference temperature of STI-edge component for source-bulk junction	Volt	1.0
<b>VBIRGAT</b>	Built-in voltage at the reference temperature of gate-edge component for source-bulk junction	Volt	1.0
<b>PBOT</b>	Grading coefficient of bottom component for source-bulk junction	None	0.5
<b>PSTI</b>	Grading coefficient of STI-edge component for source-bulk junction	None	0.5
<b>PGAT</b>	Grading coefficient of gate-edge component for source-bulk junction	None	0.5

**Table 17: Level 69 PSP 103.1 MOSFET Local Model JUNCAP2 Source-Bulk Ideal Current Parameters**

<b>Model Parameter</b>	<b>Description</b>	<b>Unit</b>	<b>Default</b>
<b>PHIGBOT</b>	Zero-temperature bandgap voltage of bottom component for source-bulk junction	Volt	1.16
<b>PHIGSTI</b>	Zero-temperature bandgap voltage of STI-edge	Volt	1.16

	component for source-bulk junction		
<b>PHIGGAT</b>	Zero-temperature bandgap voltage of gate-edge component for source-bulk junction	Volt	1.16
<b>IDSATRBOT</b>	Saturation current density at the reference temperature of bottom component for source-bulk junction	Ampere/Meter <sup>2</sup>	1.0e-12
<b>IDSATRSTI</b>	Saturation current density at the reference temperature of STI-edge component for source-bulk junction	Ampere/Meter	1.0e-18
<b>IDSATRGAT</b>	Saturation current density at the reference temperature of gate-edge component for source-bulk junction	Ampere/Meter	1.0e-18
<b>CSRHBOT</b>	Shockley-Read-Hall prefactor of bottom component for source-bulk junction	Ampere/Meter <sup>3</sup>	1.0e2
<b>CSRHSTI</b>	Shockley-Read-Hall prefactor of STI-edge component for source-bulk junction	Ampere/Meter <sup>2</sup>	1.0e-4
<b>CSRHGAT</b>	Shockley-Read-Hall prefactor of gate-edge component for source-bulk junction	Ampere/Meter <sup>2</sup>	1.0e-4
<b>XJUNSTI</b>	Junction depth of STI-edge component for source-bulk junction	Meter	1.0e-7
<b>XJUNGAT</b>	Junction depth of gate-edge component for source-bulk junction	Meter	1.0e-7

**Table 18: Level 69 PSP 103.1 MOSFET Local Model JUNCAP2 Source-Bulk Trap-Assisted Tunneling Parameters**

<b>Model Parameter</b>	<b>Description</b>	<b>Unit</b>	<b>Default</b>
<b>CTATBOT</b>	Trap-assisted tunneling prefactor of bottom component for source-bulk junction	Ampere/Meter <sup>3</sup>	1.0e2
<b>CTATSTI</b>	Trap-assisted tunneling prefactor of STI-edge component for source-bulk junction	Ampere/Meter <sup>2</sup>	1.0e-4
<b>CTATGAT</b>	Trap-assisted tunneling prefactor of gate-edge component for source-bulk junction	Ampere/Meter <sup>2</sup>	1.0e-4
<b>MEFFTATBOT</b>	Effective mass (in units of $m_0$ ) for trap-assisted tunneling of bottom component for source-bulk junction	None	0.25
<b>MEFFTATSTI</b>	Effective mass (in units of $m_0$ ) for trap-assisted	None	0.25



	tunneling of STI-edge component for source-bulk junction		
<b>MEFFTATGAT</b>	Effective mass (in units of $m_0$ ) for trap-assisted tunneling of gate-edge component for source-bulk junction	None	0.25

**Table 19: Level 69 PSP 103.1 MOSFET Local Model JUNCAP2 Source-Bulk Band-to-Band Tunneling Parameters**

<b>Model Parameter</b>	<b>Description</b>	<b>Unit</b>	<b>Default</b>
<b>CBBTBOT</b>	Band-to-band tunneling prefactor of bottom component for source-bulk junction	Ampere/Volt <sup>3</sup>	1.0e-12
<b>CBBTSTI</b>	Band-to-band tunneling prefactor of STI-edge component for source-bulk junction	Ampere-Meter/Volt <sup>3</sup>	1.0e-18
<b>CBBTGAT</b>	Band-to-band tunneling prefactor of gate-edge component for source-bulk junction	Ampere-Meter/Volt <sup>3</sup>	1.0e-18
<b>FBBTBOT</b>	Normalization field at the reference temperature for band-to-band tunneling prefactor of bottom component for source-bulk junction	Volt/Meter	1.0e9
<b>FBBTSTI</b>	Normalization field at the reference temperature for band-to-band tunneling prefactor of STI-edge component for source-bulk junction	Volt/Meter	1.0e9
<b>FBBTGAT</b>	Normalization field at the reference temperature for band-to-band tunneling prefactor of gate-edge component for source-bulk junction	Volt/Meter	1.0e9
<b>STFBTBOT</b>	Temperature scaling parameter for band-to-band tunneling prefactor of bottom component for source-bulk junction	1/°K	-1.0e-3
<b>STFBTSTI</b>	Temperature scaling parameter for band-to-band tunneling prefactor of STI-edge component for source-bulk junction	1/°K	-1.0e-3
<b>STFBTGAT</b>	Temperature scaling parameter for band-to-band tunneling prefactor of gate-edge component for source-bulk junction	1/°K	-1.0e-3

**Table 20: Level 69 PSP 103.1 MOSFET Local Model JUNCAP2 Source-Bulk Avalanche and Breakdown Parameters**

Model Parameter	Description	Unit	Default
VBRBOT	Breakdown voltage of bottom component for source-bulk junction	Volt	10.0
VBRSTI	Breakdown voltage of STI-edge component for source-bulk junction	Volt	10.0
VBRGAT	Breakdown voltage of gate-edge component for source-bulk junction	Volt	10.0
PBRBOT	Breakdown onset tuning parameter of bottom component for source-bulk junction	Volt	4.0
PBRSTI	Breakdown onset tuning parameter of STI-edge component for source-bulk junction	Volt	4.0
PBRGAT	Breakdown onset tuning parameter of gate-edge component for source-bulk junction	Volt	4.0

**Table 21: Level 69 PSP 103.1 MOSFET Local Model JUNCAP2 Source-Bulk JUNCAP Express Parameters**

Model Parameter	Description	Unit	Default
VJUNREF	Typical maximum source-bulk junction voltage; usually about $2 \times V_{sup}$	Volt	2.5
FJUNQ	Fraction below which source-bulk junction capacitance components are neglected	Volt	0.03

**Table 22: Level 69 PSP 103.1 MOSFET Local Model JUNCAP2 Drain-Bulk Capacitance Parameters**

Model Parameter	Description	Unit	Default
CJORBOTD	Zero-bias capacitance per unit area of bottom component for drain-bulk junction	Farad/Meter <sup>2</sup>	1.0e-3
CJORSTID	Zero-bias capacitance per unit length of STI-edge component for drain-bulk junction	Farad/Meter	1.0e-9
CJORGATD	Zero-bias capacitance per unit length of gate-edge component for drain-bulk junction	Farad/Meter	1.0e-9

<b>VBIRBOTD</b>	Built-in voltage at the reference temperature of bottom component for drain-bulk junction	Volt	1.0
<b>VBIRSTID</b>	Built-in voltage at the reference temperature of STI-edge component for drain-bulk junction	Volt	1.0
<b>VBIRGATD</b>	Built-in voltage at the reference temperature of gate-edge component for drain-bulk junction	Volt	1.0
<b>PBOTD</b>	Grading coefficient of bottom component for drain-bulk junction	None	0.5
<b>PSTID</b>	Grading coefficient of STI-edge component for drain-bulk junction	None	0.5
<b>PGATD</b>	Grading coefficient of gate-edge component for drain-bulk junction	None	0.5

**Table 23: Level 69 PSP 103.1 MOSFET Local Model JUNCAP2 Drain-Bulk Ideal Current Parameters**

<b>Model Parameter</b>	<b>Description</b>	<b>Unit</b>	<b>Default</b>
<b>PHIGBOTD</b>	Zero-temperature bandgap voltage of bottom component for drain-bulk junction	Volt	1.16
<b>PHIGSTID</b>	Zero-temperature bandgap voltage of STI-edge component for drain-bulk junction	Volt	1.16
<b>PHIGGATD</b>	Zero-temperature bandgap voltage of gate-edge component for drain-bulk junction	Volt	1.16
<b>IDSATRBOTD</b>	Saturation current density at the reference temperature of bottom component for drain-bulk junction	Ampere/Meter <sup>2</sup>	1.0e-12
<b>IDSATRSTID</b>	Saturation current density at the reference temperature of STI-edge component for drain-bulk junction	Ampere/Meter	1.0e-18
<b>IDSATRGATD</b>	Saturation current density at the reference temperature of gate-edge component for drain-bulk junction	Ampere/Meter	1.0e-18
<b>CSRHBOTD</b>	Shockley-Read-Hall prefactor of bottom component for drain-bulk junction	Ampere/Meter <sup>3</sup>	1.0e2
<b>CSRHSTID</b>	Shockley-Read-Hall prefactor of STI-edge component for drain-bulk junction	Ampere/Meter <sup>2</sup>	1.0e-4

<b>CSRHGATD</b>	Shockley-Read-Hall prefactor of gate-edge component for drain-bulk junction	Ampere/Meter <sup>2</sup>	1.0e-4
<b>XJUNSTID</b>	Junction depth of STI-edge component for drain-bulk junction	Meter	1.0e-7
<b>XJUNGATD</b>	Junction depth of gate-edge component for drain-bulk junction	Meter	1.0e-7

**Table 24: Level 69 PSP 103.1 MOSFET Local Model JUNCAP2 Drain-Bulk Trap-Assisted Tunneling Parameters**

Model Parameter	Description	Unit	Default
<b>CTATBOTD</b>	Trap-assisted tunneling prefactor of bottom component for drain-bulk junction	Ampere/Meter <sup>3</sup>	1.0e2
<b>CTATSTID</b>	Trap-assisted tunneling prefactor of STI-edge component for drain-bulk junction	Ampere/Meter <sup>2</sup>	1.0e-4
<b>CTATGATD</b>	Trap-assisted tunneling prefactor of gate-edge component for drain-bulk junction	Ampere/Meter <sup>2</sup>	1.0e-4
<b>MEFFTATBOTD</b>	Effective mass (in units of $m_0$ ) for trap-assisted tunneling of bottom component for drain-bulk junction	None	0.25
<b>MEFFTATSTID</b>	Effective mass (in units of $m_0$ ) for trap-assisted tunneling of STI-edge component for drain-bulk junction	None	0.25
<b>MEFFTATGATD</b>	Effective mass (in units of $m_0$ ) for trap-assisted tunneling of gate-edge component for drain-bulk junction	None	0.25

**Table 25: Level 69 PSP 103.1 MOSFET Local Model JUNCAP2 Drain-Bulk Band-to-Band Tunneling Parameters**

Model Parameter	Description	Unit	Default
<b>CBBTBOTD</b>	Band-to-band tunneling prefactor of bottom component for drain-bulk junction	Ampere/Volt <sup>3</sup>	1.0e-12
<b>CBBTSTID</b>	Band-to-band tunneling prefactor of STI-edge component for drain-bulk junction	Ampere-Meter/Volt <sup>3</sup>	1.0e-18
<b>CBBTGATD</b>	Band-to-band tunneling prefactor of gate-edge	Ampere-	1.0e-18

	component for drain-bulk junction	Meter/Volt <sup>3</sup>	
<b>FBTRBOTD</b>	Normalization field at the reference temperature for band-to-band tunneling prefactor of bottom component for drain-bulk junction	Volt/Meter	1.0e9
<b>FBTRSTID</b>	Normalization field at the reference temperature for band-to-band tunneling prefactor of STI-edge component for drain-bulk junction	Volt/Meter	1.0e9
<b>FBTRGATD</b>	Normalization field at the reference temperature for band-to-band tunneling prefactor of gate-edge component for drain-bulk junction	Volt/Meter	1.0e9
<b>STFBTBOTD</b>	Temperature scaling parameter for band-to-band tunneling prefactor of bottom component for drain-bulk junction	1/°K	-1.0e-3
<b>STFBTSTID</b>	Temperature scaling parameter for band-to-band tunneling prefactor of STI-edge component for drain-bulk junction	1/°K	-1.0e-3
<b>STFBTGATD</b>	Temperature scaling parameter for band-to-band tunneling prefactor of gate-edge component for drain-bulk junction	1/°K	-1.0e-3

**Table 26: Level 69 PSP 103.1 MOSFET Local Model JUNCAP2 Drain-Bulk Avalanche and Breakdown Parameters**

<b>Model Parameter</b>	<b>Description</b>	<b>Unit</b>	<b>Default</b>
<b>VBRBOTD</b>	Breakdown voltage of bottom component for drain-bulk junction	Volt	10.0
<b>VBRSTID</b>	Breakdown voltage of STI-edge component for drain-bulk junction	Volt	10.0
<b>VBRGATD</b>	Breakdown voltage of gate-edge component for drain-bulk junction	Volt	10.0
<b>PBRBOTD</b>	Breakdown onset tuning parameter of bottom component for drain-bulk junction	Volt	4.0
<b>PBRSTID</b>	Breakdown onset tuning parameter of STI-edge component for drain-bulk junction	Volt	4.0
<b>PBRGATD</b>	Breakdown onset tuning parameter of gate-edge component for drain-bulk junction	Volt	4.0

**Table 27: Level 69 PSP 103.1 MOSFET Local Model JUNCAP2 Drain-Bulk JUNCAP Express Parameters**

Model Parameter	Description	Unit	Default
VJUNREFD	Typical maximum drain-bulk junction voltage; usually about 2 x $V_{sup}$	Volt	2.5
FJUNQD	Fraction below which drain-bulk junction capacitance components are neglected	Volt	0.03


**Table 28: Level 69 PSP 103.1 MOSFET Local Model Parasitic Resistance Parameters**

Model Parameter	Description	Unit	Default
RG	Gate resistance $R_{gate}$	Ohm	0.0
RSE	External source resistance	Ohm	0
RDE	External drain resistance	Ohm	0
RBULK	Bulk resistance $R_{bulk}$	Ohm	0.0
RWELL	Well resistance $R_{well}$	Ohm	0.0
RJUNS	Source-side bulk resistance $R_{juns}$	Ohm	0.0
RJUND	Drain-side bulk resistance $R_{jund}$	Ohm	0.0

**Table 29: Level 69 PSP 103.1 MOSFET Local Model NQS Parameters**

Model Parameter	Description	Unit	Default
SWNQS	Switch for NQS effects 0 = off 1,2,3,5, or 9 = number of collocation points	None	0
MUNQS	Relative mobility for NQS modeling	None	1.0

## MOSFET Instance, PSP 103.1 Geometric Model (Level 69)



### PSP 103.1 Geometric Model MOSFET Instance Netlist Syntax

The syntax for a Level 69 PSP 103.1 geometric model MOSFET instance is:

```
Mxxxx nd ng ns nb modelname
[L=length] [W=width]
[ABSOURCE=val] [LSSOURCE=val] [LGSOURCE=val]
[ABDRAIN=val] [LSDRAIN=val] [LGDRAIN=val]
[SA=val] [SB=val] [SC=val] [SD=val]
[SCA=val] [SCB=val][SCC=val] [NRS=val] [NRD=val]
[DELVTO=val] [FACTUO=val] [NGCON=val] [XGW=val]
[NF=val] [M=val] [MULT=val]
```

*nd* is the drain node, *ng* is the gate node, *ns* is the source node, and *nb* is the bulk or substrate node of the MOSFET. *modelname* is the name of a Level 69 PSP 103.1 MOSFET geometric model (with model parameter **SWGEO=1**) defined in a .MODEL statement elsewhere in the netlist.

**Table 1: Level 69 PSP 103.1 Geometric Model MOSFET Instance Parameters**

Instance Parameter	Description	Unit	Default
<b>L</b>	Drawn channel length	Meter	1.0e-6
<b>W</b>	Drawn channel width (total width)	Meter	1.0e-6
<b>ABDRAIN (AD)</b>	Drain junction area	Meter <sup>2</sup>	1.0e-12
<b>ABSOURCE (AS)</b>	Source junction area	Meter <sup>2</sup>	1.0e-12

<b>LGDRAIN</b>	Gate-edge part of drain junction perimeter	Meter	1.0e-6
<b>LGSOURCE</b>	Gate-edge part of source junction perimeter	Meter	1.0e-6
<b>LSDRAIN (PD)</b>	STI-edge part of drain junction perimeter	Meter	1.0e-6
<b>LSSOURCE (PS)</b>	STI-edge part of source junction perimeter	Meter	1.0e-6
<b>DELVTO</b>	Threshold voltage shift factor	V	0.0
<b>FACTUO</b>	Zero-field mobility pre-factor	None	1
<b>SA</b>	Distance between OD-edge and poly at source side	Meter	0.0
<b>SB</b>	Distance between OD-edge and poly at drain side	Meter	0.0
<b>SD</b>	Distance between neighboring fingers	Meter	0
<b>SCA</b>	Integral of the first distribution function for scattered well dopant	None	0
<b>SCB</b>	Integral of the second distribution function for scattered well dopant	None	0
<b>SCC</b>	Integral of the third distribution function for scattered well dopant	None	0
<b>SC</b>	Distance between OD-edge and nearest well edge	Meter	0.0
<b>NRS</b>	Number of squares of source diffusion	None	0
<b>NRD</b>	Number of squares of drain diffusion	None	0
<b>NGCON</b>	Number of gate contacts	None	1
<b>XGW</b>	Distance on the gate contact to the channel edge	Meter	1.0e-7
<b>NF</b>	Number of fingers; internally rounded to the nearest integer	None	1
<b>M</b>	Multiplier for multiple parallel transistors Total multiplier = M x MULT	None	1.0
<b>MULT</b>	Multiplier for multiple parallel transistors Total multiplier = M x MULT	None	1.0

## PSP 103.1 MOSFET Geometric Model (Level 69, SWGEO=1)

The syntax for a Level 69 PSP103.1 geometric model MOSFET model is:



```
.MODEL modelName NMOS LEVEL=69 SWGEO=1
```

```
+ [(parameter=val) ... ( )]
```

or

```
.MODEL modelName PMOS LEVEL=69 SWGEO=1
```

```
+ [(parameter=val) ... ( )]
```

*modelName* is the name used by MOSFET instances to refer to this .MODEL statement. The **LEVEL=69** entry (plus the model parameter **SWGEO=1**) selects the PSP 103.1 MOSFET global model.

**Table 1: Level 69 PSP 103.1 MOSFET Geometric Model Selector Parameters**

Model Parameter	Description	Unit	Default
<b>LEVEL</b>	69 is required to select the PSP 103.1 MOSFET model. The instance parameters <b>GEOMOD=1</b> and <b>BINMOD=0</b> select the global model over the local and binned models.	None	1 (default if LEVEL parameter is omitted)
<b>SWGEO</b>	Selector for model: 0=local, 1=geometric, 2=binning	None	1 is required to select the geometric model
<b>SWNUD</b>	Switch for nonuniform doping model. 0=off. 1=calculate surface potential; NUD model does not affect CV, avoids non-reciprocal capacitances. 2=skip extra surface potential calculation, may result in non-reciprocal capacitances	None	0
<b>SWDELVTAC</b>	Switch for $V_{TH}$ charge adjustment model 0=off, 1=on	None	0
<b>TR (TREF, TNOM)</b>	Reference temperature	°C	21.0
<b>SWGATE</b>	Flag for gate current (0 = off)	None	0
<b>SWIMPACT</b>	Flag for impact ionization current (0 = off)	None	0
<b>SWGIDL</b>	Flag for GIDL/GISL current (0 = off)	None	0
<b>SWJUNCAP</b>	Flag for JUNCAP model (0 = off, 1, 2, 3)	None	0
<b>SWJUNASYM</b>	Flag for asymmetric junctions (0=off)	None	0
<b>QMC</b>	Quantum-mechanical correction factor	None	1

**Table 2: Level 69 PSP 103.1 MOSFET Geometric Model Process Parameters**

<b>Model Parameter</b>	<b>Description</b>	<b>Unit</b>	<b>Default</b>
<b>LVARO</b>	Geometry-independent difference between actual and programmed polysilicon gate length	Meter	0.0
<b>LVARL</b>	Length dependence of difference between actual and programmed polysilicon gate length	None	0.0
<b>LVARW</b>	Width dependence of difference between actual and programmed polysilicon gate length	None	0.0
<b>LAP</b>	Effective channel length reduction per side due to lateral diffusion of channel-stop dopant ions	Meter	0.0
<b>WVARO</b>	Geometry-independent difference between actual and programmed field-oxide opening	Meter	0.0
<b>WVARL</b>	Length dependence of difference between actual and programmed field-oxide opening	None	0.0
<b>WVARW</b>	Width dependence of difference between actual and programmed field-oxide opening	None	0.0
<b>WOT</b>	Effective channel width reduction per side due to lateral diffusion of channel-stop dopant ions	Meter	0.0
<b>DLQ</b>	Effective channel length offset for CV	Meter	0.0
<b>DWQ</b>	Effective channel width offset for CV	Meter	0.0
<b>VFBO</b>	Geometry-independent flat-band voltage at reference temperature	Volt	-1.0
<b>VFBL</b>	Length dependence of flat-band voltage	None	0.0
<b>VFBW</b>	Width dependence of flat-band voltage	None	0.0
<b>VFBLW</b>	Area dependence of flat-band voltage	None	0.0
<b>STVFBO</b>	Geometry-independent temperature dependence of flat-band voltage	Volt/°K	5.0e-4
<b>STVFBL</b>	Length dependence of temperature dependence of flat-band voltage	None	0.0
<b>STVFBW</b>	Width dependence of temperature dependence of flat-band voltage	None	0.0
<b>STVFBLW</b>	Area dependence of temperature dependence of flat-band voltage	None	0.0
<b>TOXO</b>	Gate oxide thickness	Meter	2.0e-9
<b>EPSROXO</b>	Relative permittivity of gate dielectric	None	3.9

<b>GFACNUDO</b>	Geometry-independent part of GFACNUD	None	1
<b>GFACNUDL</b>	Length dependence of GFACNUD	None	0
<b>GFACNUDLEXP</b>	Exponent for GFACNUDL	None	1
<b>GFACNUDW</b>	Width dependence of GFACNUD	None	0
<b>GFACNUDLW</b>	Area dependence of GFACNUD	None	0
<b>VSBNUDO</b>	Geometry-independent part of VSBNUD	Volt	0
<b>DVSBNUDO</b>	Geometry-independent part of DVSBNUD	Volt	1
<b>FACNEFFACO</b>	Geometry-independent part of FACNEFFAC	None	1
<b>FACNEFFACL</b>	Length dependence of FACNEFFAC	None	0
<b>FACNEFFACW</b>	Width dependence of FACNEFFAC	None	0
<b>FACNEFFACLW</b>	Area dependence of FACNEFFAC	None	0
<b>DELVTACO</b>	Geometry-independent part of DELVTAC	Volt	0
<b>DELVTACL</b>	Length dependence of DELVTAC	Volt	0
<b>DELVTACLEXP</b>	Exponent of length dependence of DELVTAC	None	1
<b>DELVTACW</b>	Width dependence of DELVTAC	Volt	0
<b>DELVTACLW</b>	Area dependence of DELVTAC	Volt	0
<b>NSUB0</b>	Geometry-independent substrate doping	1/Meter <sup>3</sup>	3.0e23
<b>NSUBW</b>	Width dependence of substrate doping due to segregation	None	0.0
<b>WSEG</b>	Characteristic width of segregation of substrate doping	Meter	1.0e-8
<b>NPCK</b>	Pocket doping level	1/Meter <sup>3</sup>	1.0e24
<b>NPCKW</b>	Width dependence of pocket doping due to segregation	None	0.0
<b>WSEGP</b>	Characteristic length for segregation of pocket doping	Meter	1.0e-8
<b>LPCK</b>	Characteristic length for lateral doping profile	Meter	1.0e-8
<b>LPCKW</b>	Width dependence of LPCK due to segregation	None	0.0
<b>FOL1</b>	First-order length dependence of short channel body-effect	None	0
<b>FOL2</b>	Second-order length dependence of short channel body-effect	None	0
<b>VNSUBO</b>	Effective doping bias-dependence parameter	Volt	0.0

<b>NSLPO</b>	Effective doping bias-dependence parameter	Volt	0.05
<b>DNSUBO</b>	Effective doping bias-dependence parameter	1/Volt	0.0
<b>DPHIBO</b>	Geometry-independent offset of PHIB	Volt	0.0
<b>DPHIBL</b>	Length dependence DPHIB	Volt	0.0
<b>DPHIBLEXP</b>	Exponent for length dependence of DPHIB	None	1
<b>DPHIBW</b>	Width dependence of DPHIB	None	0
<b>DPHIBLW</b>	Area dependence of DPHIB	None	0
<b>NPO</b>	Geometry-independent gate polysilicon doping	1/Meter <sup>3</sup>	1.0e26
<b>NPL</b>	Length dependence of gate polysilicon doping	None	0.0
<b>CTO</b>	Geometry-independent part of interface states factor CT	None	0.0
<b>CTL</b>	Length dependence of interface states factor CT	None	0.0
<b>CTLEXP</b>	Exponent describing length dependence of CT	None	1.0
<b>CTW</b>	Width dependence of CT	None	0.0
<b>CTLW</b>	Area dependence of CT	None	0.0
<b>TOXOVO</b>	Overlap oxide thickness	Meter	2.0e-9
<b>TOXOVDO</b>	Overlap oxide thickness for drain side	Meter	2.0e-9
<b>LOV</b>	Overlap length for overlap capacitance	Meter	0.0
<b>LOVD</b>	Overlap length for gate/drain overlap capacitance'	Meter	0.0
<b>NOVO</b>	Effective doping of overlap region	1/Meter <sup>3</sup>	5.0e25
<b>NOVDO</b>	Effective doping of overlap region for drain side	1/Meter <sup>3</sup>	5.0e25

**Table 3: Level 69 PSP 103.1 Geometric Model MOSFET DIBL Parameters**

<b>Model Parameter</b>	<b>Description</b>	<b>Unit</b>	<b>Default</b>
<b>CFL</b>	Length dependence of DIBL factor CF	1/Volt	0.0
<b>CFLEXP</b>	Exponent describing length dependence of CF	None	0.0
<b>CFW</b>	Width dependence of CF	None	0.0
<b>CFBO</b>	Back-bias dependence of CF	1/Volt	0.0

**Table 4: Level 69 PSP 103.1 Geometric Model MOSFET Mobility Parameters**

<b>Model Parameter</b>	<b>Description</b>	<b>Unit</b>	<b>Default</b>
<b>UO</b>	Zero-field mobility at reference temperature	Meter <sup>2</sup> /Volt/Second	5.0e-2
<b>FBET1</b>	Relative mobility decrease due to first lateral profile	None	0.0
<b>FBET1W</b>	Width dependence of FBET1	None	0.0
<b>LP1</b>	Mobility related characteristic length of first lateral profile	Meter	1.0e-8
<b>LP1W</b>	Width dependence of LP1	None	0.0
<b>FBET2</b>	Relative mobility decrease due to second lateral profile	None	0.0
<b>LP2</b>	Mobility related characteristic length of second lateral profile	Meter	1.0e-8
<b>BETW1</b>	First higher-order width scaling coefficient of BETN	None	0.0
<b>BETW2</b>	Second higher-order width scaling coefficient of BETN	None	0.0
<b>WBET</b>	Characteristic width for width scaling of BETN	Meter	1.0e-9
<b>STBETO</b>	Geometry-independent temperature dependence of BETN	None	1.0
<b>STBETL</b>	Length dependence of temperature dependence of BETN	None	0.0
<b>STBETW</b>	Width dependence of temperature dependence of BETN	None	0.0
<b>STBETLW</b>	Area dependence of temperature dependence of BETN	None	0.0
<b>MUEO</b>	Geometry-independent mobility reduction coefficient MUE at reference temperature	Meter/Volt	0.5
<b>MUEW</b>	Width dependence of MUE	None	0.0
<b>STMUEO</b>	Temperature dependence of MUE	None	0.0
<b>THEMUO</b>	Mobility reduction exponent at reference temperature	None	1.5
<b>STTHEMUO</b>	Temperature dependence of mobility reduction exponent THEMU	None	1.5
<b>CSO</b>	Geometry-independent Coulomb scattering parameter CS at reference temperature	None	0.0
<b>CSL</b>	Length dependence of Coulomb scattering parameter CS	None	0.0

<b>CSLEXP</b>	Exponent for length dependence of CS	None	0
<b>CSW</b>	Width dependence of Coulomb scattering parameter CS	None	0.0
<b>CSLW</b>	Area dependence of Coulomb scattering parameter CS	None	0.0
<b>STCSO</b>	Temperature dependence of CS	None	0.0
<b>XCORO</b>	Geometry-independent non-universality parameter	1/Volt	0.0
<b>XCORL</b>	Length dependence of XCOR	None	0.0
<b>XCORW</b>	Width dependence of XCOR	None	0.0
<b>XCORLW</b>	Area dependence of XCOR	None	0.0
<b>STXCORO</b>	Temperature dependence of XCOR	None	0.0
<b>FETAO</b>	Effective field parameter	None	1.0

Table 5: Level 69 PSP 103.1 Geometric Model MOSFET Series Resistance Parameters

Model Parameter	Description	Unit	Default
<b>RSW1</b>	Source/drain series resistance for a channel width of $W_{EN}$ at reference temperature	Ohm	2500.0
<b>RSW2</b>	Higher-order width scaling of source/drain series resistance		0.0
<b>STRSO</b>	Temperature dependence of source/drain series resistance	None	1.0
<b>RSBO</b>	Back-bias dependence of series resistance	1/Volt	0.0
<b>RSGO</b>	Gate-bias dependence of series resistance	1/Volt	0.0

Table 6: Level 69 PSP 103.1 Geometric Model MOSFET Velocity Saturation Parameters

Model Parameter	Description	Unit	Default
<b>THESATO</b>	Geometry-independent velocity saturation parameter at reference temperature	1/Volt	0.0
<b>THESATL</b>	Length dependence of THESAT	1/Volt	0.5
<b>THESATLEXP</b>	Exponent for length dependence of THESAT	None	1.0
<b>THESATW</b>	Width dependence of THESAT	None	0.0
<b>THESATLW</b>	Area dependence of THESAT	None	0.0

<b>STTHESATO</b>	Geometry-independent temperature dependence of THESAT	None	1.0
<b>STTHESATL</b>	Length dependence of STTHESAT	None	0.0
<b>STTHESATW</b>	Width dependence of STTHESAT	None	0.0
<b>STTHESATLW</b>	Area dependence of STTHESAT	None	0.0
<b>THESATBO</b>	Back-bias dependence of THESAT	1/Volt	0.0
<b>THESATGO</b>	Gate-bias dependence of THESAT	1/Volt	0.0

**Table 7: Level 69 PSP 103.1 Geometric Model MOSFET Saturation Voltage Parameters**

<b>Model Parameter</b>	<b>Description</b>	<b>Unit</b>	<b>Default</b>
<b>AXO</b>	Geometry-independent linear/saturation transition parameter	None	18.0
<b>AXL</b>	Length dependence of AX	None	0.4

**Table 8: Level 69 PSP 103.1 Geometric Model MOSFET Channel Length Modulation Parameters**

<b>Model Parameter</b>	<b>Description</b>	<b>Unit</b>	<b>Default</b>
<b>ALPL</b>	Length dependence of CLM prefactor ALP	None	5.0e-4
<b>ALPLEXP</b>	Exponent for length dependence of ALP	None	1.0
<b>ALPW</b>	Width dependence of ALP	None	0.0
<b>ALP1L1</b>	Length dependence of CLM enhancement factor above threshold ALP1	Volt	0.0
<b>ALP1LEXP</b>	Exponent describing the length dependence of ALP1	None	0.5
<b>ALP1L2</b>	Second-order length dependence of ALP1	None	0.0
<b>ALP1W</b>	Width dependence of ALP1	None	0.0
<b>ALP2L1</b>	Geometry-independent CLM enhancement factor below threshold ALP2	Volt	0.0
<b>ALP2LEXP</b>	Exponent describing the length dependence of ALP2	None	0.5
<b>ALP2L2</b>	Second-order length dependence of ALP2	None	0.0
<b>ALP2W</b>	Width dependence of ALP2	None	0.0
<b>VPO</b>	CLM logarithmic dependence factor	Volt	0.05

**Table 9: Level 69 PSP 103.1 Geometric Model MOSFET Impact Ionization Parameters**

Model Parameter	Description	Unit	Default
<b>A1O</b>	Geometry-independent part of impact-ionization prefactor A1	None	1.0
<b>A1L</b>	Length dependence of A1	None	0.0
<b>A1W</b>	Width dependence of A1	None	0.0
<b>A2O</b>	Impact-ionization exponent at reference temperature	Volt	10.0
<b>STA2O</b>	Temperature dependence of A2	Volt	0.0
<b>A3O</b>	Geometry-independent saturation voltage dependence of impact ionization	None	1.0
<b>A3L</b>	Length dependence of A3	None	0.0
<b>A3W</b>	Width dependence of A3	None	0.0
<b>A4O</b>	Geometry-independent back-bias dependence of impact ionization	Volt 0.5	0.0
<b>A4L</b>	Length dependence of A4	None	0.0
<b>A4W</b>	Width dependence of A4	None	0.0

**Table 10: Level 69 PSP 103.1 Geometric Model MOSFET Gate Current Parameters**

Model Parameter	Description	Unit	Default
<b>GCOO</b>	Gate tunneling energy adjustment	None	0.0
<b>IGINVLW</b>	Gate channel current prefactor for a gate channel area of $W_{EN} \times L_{EN}$		0.0
<b>IGOVW</b>	Gate overlap current prefactor for a channel width of $W_{EN}$		0.0
<b>IGOVDW</b>	Gate overlap current prefactor for a channel width of $W_{EN}$ for drain side		0.0
<b>STIGO</b>	Temperature dependence of gate current	None	2.0
<b>GC2O</b>	Gate current slope factor	None	0.375
<b>GC3O</b>	Gate current curvature factor	None	0.063
<b>CHIBO</b>	Tunneling barrier height	Volt	3.1



**Table 11: Level 69 PSP 103.1 Geometric Model MOSFET Gate-Induced Drain Leakage Parameters**

Model Parameter	Description	Unit	Default
<b>AGIDLW</b>	Width dependence of GIDL prefactor	Ampere/Volt <sup>3</sup>	0.0
<b>AGIDLW</b>	Width dependence of GIDL prefactor for drain side	Ampere/Volt <sup>3</sup>	0.0
<b>BGIDLO</b>	GIDL probability factor at reference temperature	Volt	41.0
<b>BGIDLDO</b>	GIDL probability factor at reference temperature for drain side	Volt	41.0
<b>STBGIDLO</b>	Temperature dependence of BGIDL	Volt/°K	0.0
<b>STBGIDLDO</b>	Temperature dependence of BGIDL for drain side	Volt/°K	0.0
<b>CGIDLO</b>	Back-bias dependence of GIDL	None	0.0
<b>CGIDLDO</b>	Back-bias dependence of GIDL for drain side	None	0.0

**Table 12: Level 69 Geometric Model MOSFET Charge Model Parameters**

Model Parameter	Description	Unit	Default
<b>CGBOVL</b>	Oxide capacitance for gate-bulk overlap for a channel length of $L_{EN}$	Farad	0.0
<b>CFRW</b>	Outer fringe capacitance for a channel width of $W_{EN}$	Farad	0.0
<b>CFRDW</b>	Outer fringe capacitance for a channel width of $W_{EN}$ for drain side	Farad	0.0

**Table 13: Level 69 PSP 103.1 Geometric Model MOSFET Noise Model Parameters**

Model Parameter	Description	Unit	Default
<b>FNTO</b>	Thermal noise coefficient	None	1.0
<b>NFALW</b>	First coefficient of flicker noise for a channel area of $W_{EN} \times L_{EN}$	1/Volt/Meter <sup>4</sup>	8.0e22
<b>NFBLW</b>	Second coefficient of flicker noise for a channel area of $W_{EN} \times L_{EN}$	1/Volt/Meter <sup>2</sup>	3.0e7
<b>NFCLW</b>	Third coefficient of flicker noise for a channel area of	1/Volt	0.0

	$W_{EN} \times L_{EN}$		
<b>EFO</b>	Flicker noise frequency exponent	None	1.0
<b>LINTNOI</b>	Length offset for flicker noise	Meter	0.0
<b>ALPNOI</b>	Exponent for LINTNOI	None	2.0

**Table 14: Level 69 PSP 103.1 Geometric Model MOSFET Temperature Offset Parameter**

Model Parameter	Description	Unit	Default
<b>DTA</b>	Temperature offset from ambient circuit temperature	°K	0.0

**Table 15: Level 69 PSP 103.1 Geometric Model MOSFET Stress Model Parameters**

Model Parameter	Description	Unit	Default
<b>SAREF</b>	Reference distance between OD edge to poly from one side	Meter	1e-6
<b>SBREF</b>	Reference distance between OD edge to poly on the other side	Meter	1e-6
<b>WLOD</b>	Width parameter	Meter	0.0
<b>KUO</b>	Mobility degradation/enhancement coefficient	Meter	0.0
<b>KVSAT</b>	Saturation velocity degradation/enhancement parameter	Meter	0.0
<b>TKUO</b>	Temperature coefficient of KUO	None	0.0
<b>LKUO</b>	Length dependence of KUO	Meter <sup>LLODKUO</sup>	0.0
<b>WKUO</b>	Width dependence of KUO	Meter <sup>WLODKUO</sup>	0.0
<b>PKUO</b>	Cross-term dependence of KUO	Meter <sup>LLODKUO+WLODKUO</sup>	0.0
<b>LLODKUO</b>	Length parameter for mobility stress effect	None	0.0
<b>WLODKUO</b>	Width parameter for mobility stress effect	None	0.0

	stress effect		
<b>KVTHO</b>	Threshold shift parameter	Volt-Meter	0.0
<b>LKVTHO</b>	Length dependence of KVTHO	Meter <sup>LLODVTH</sup>	0.0
<b>WKVTHO</b>	Width dependence of KVTHO	Meter <sup>WLODVTH</sup>	0.0
<b>PKVTHO</b>	Cross-term dependence of KVTHO	Meter <sup>LLODVTH+WLODVTH</sup>	0.0
<b>LLODVTH</b>	Length parameter for threshold voltage stress effect	None	0.0
<b>WLODVTH</b>	Width parameter for threshold voltage stress effect	None	0.0
<b>STETAO</b>	ETAO shift factor related to threshold voltage change	Meter	0.0
<b>LODETAO</b>	ETAO shift modification factor	None	1.0

**Table 16: Level 69 PSP 103.1 Geometric Model MOSFET Well Proximity Effect Parameters**

<b>Model Parameter</b>	<b>Description</b>	<b>Unit</b>	<b>Default</b>
<b>SCREF</b>	Distance between OD-edge and well edge of a reference device	Meter	1.0e-6
<b>WEB</b>	Coefficient for SCB	None	0
<b>WEC</b>	Coefficient for SCC	None	0
<b>KVTHOWEO</b>	Geometry independent threshold shift parameter	None	0
<b>KVTHOWEL</b>	Length dependence of threshold shift parameter	None	0
<b>KVTHOWEW</b>	Width dependence of threshold shift parameter	None	0
<b>KVTHOWELW</b>	Area dependence of threshold shift parameter	None	0
<b>KUOWEO</b>	Geometry independent mobility degradation parameter	None	0
<b>KUOWEL</b>	Length dependence of mobility degradation parameter	None	0
<b>KUOWEW</b>	Width dependence of mobility degradation parameter	None	0
<b>KUOWELW</b>	Area dependence of mobility degradation parameter	None	0

**Table 17: Level 69 PSP 103.1 Geometric Model MOSFET Source-Bulk and Drain-Bulk JUNCAP2 Model Parameters**

Model Parameter	Description	Unit	Default
TRJ	Reference temperature	°C	21.0
SWJUNEXP	Flag for JUNCAP2 Express: 0=full JUNCAP2 model, 1=Express model (for both source-bulk and source-drain junctions)	None	0
IMAX	Maximum current up to which forward current behaves exponentially	Ampere	1000.0

**Table 18: Level 69 PSP 103.1 MOSFET Geometric Model JUNCAP2 Source-Bulk Capacitance Parameters**

Model Parameter	Description	Unit	Default
CJORBOT	Zero-bias capacitance per unit area of bottom component for source-bulk junction	Farad/Meter <sup>2</sup>	1.0e-3
CJORSTI	Zero-bias capacitance per unit length of STI-edge component for source-bulk junction	Farad/Meter	1.0e-9
CJORGAT	Zero-bias capacitance per unit length of gate-edge component for source-bulk junction	Farad/Meter	1.0e-9
VBIRBOT	Built-in voltage at the reference temperature of bottom component for source-bulk junction	Volt	1.0
VBIRSTI	Built-in voltage at the reference temperature of STI-edge component for source-bulk junction	Volt	1.0
VBIRGAT	Built-in voltage at the reference temperature of gate-edge component for source-bulk junction	Volt	1.0
PBOT	Grading coefficient of bottom component for source-bulk junction	None	0.5
PSTI	Grading coefficient of STI-edge component for source-bulk junction	None	0.5
PGAT	Grading coefficient of gate-edge component for source-bulk junction	None	0.5

**Table 19: Level 69 PSP 103.1 MOSFET Geometric Model JUNCAP2 Source-Bulk Ideal Current Parameters**

Model Parameter	Description	Unit	Default
PHIGBOT	Zero-temperature bandgap voltage of bottom component for source-bulk junction	Volt	1.16
PHIGSTI	Zero-temperature bandgap voltage of STI-edge component for source-bulk junction	Volt	1.16
PHIGGAT	Zero-temperature bandgap voltage of gate-edge component for source-bulk junction	Volt	1.16
IDSATRBOT	Saturation current density at the reference temperature of bottom component for source-bulk junction	Ampere/Meter <sup>2</sup>	1.0e-12
IDSATRSTI	Saturation current density at the reference temperature of STI-edge component for source-bulk junction	Ampere/Meter	1.0e-18
IDSATRGAT	Saturation current density at the reference temperature of gate-edge component for source-bulk junction	Ampere/Meter	1.0e-18
CSRHBOT	Shockley-Read-Hall prefactor of bottom component for source-bulk junction	Ampere/Meter <sup>3</sup>	1.0e2
CSRHSTI	Shockley-Read-Hall prefactor of STI-edge component for source-bulk junction	Ampere/Meter <sup>2</sup>	1.0e-4
CSRHGAT	Shockley-Read-Hall prefactor of gate-edge component for source-bulk junction	Ampere/Meter <sup>2</sup>	1.0e-4
XJUNSTI	Junction depth of STI-edge component for source-bulk junction	Meter	1.0e-7
XJUNGAT	Junction depth of gate-edge component for source-bulk junction	Meter	1.0e-7

**Table 20: Level 69 PSP 103.1 MOSFET Geometric Model JUNCAP2 Source-Bulk Trap-Assisted Tunneling Parameters**

Model Parameter	Description	Unit	Default
CTATBOT	Trap-assisted tunneling prefactor of bottom component for source-bulk junction	Ampere/Meter <sup>3</sup>	1.0e2
CTATSTI	Trap-assisted tunneling prefactor of STI-edge	Ampere/Meter	1.0e-4

	component for source-bulk junction	2	
<b>CTATGAT</b>	Trap-assisted tunneling prefactor of gate-edge component for source-bulk junction	Ampere/Meter <sup>2</sup>	1.0e-4
<b>MEFFTATBOT</b>	Effective mass (in units of $m_0$ ) for trap-assisted tunneling of bottom component for source-bulk junction	None	0.25
<b>MEFFTATSTI</b>	Effective mass (in units of $m_0$ ) for trap-assisted tunneling of STI-edge component for source-bulk junction	None	0.25
<b>MEFFTATGAT</b>	Effective mass (in units of $m_0$ ) for trap-assisted tunneling of gate-edge component for source-bulk junction	None	0.25

**Table 21: Level 69 PSP 103.1 MOSFET Geometric Model JUNCAP2 Source-Bulk Band-to-Band Tunneling Parameters**

<b>Model Parameter</b>	<b>Description</b>	<b>Unit</b>	<b>Default</b>
<b>CBBTBOT</b>	Band-to-band tunneling prefactor of bottom component for source-bulk junction	Ampere/Volt <sup>3</sup>	1.0e-12
<b>CBBTSTI</b>	Band-to-band tunneling prefactor of STI-edge component for source-bulk junction	Ampere-Meter/Volt <sup>3</sup>	1.0e-18
<b>CBBTGAT</b>	Band-to-band tunneling prefactor of gate-edge component for source-bulk junction	Ampere-Meter/Volt <sup>3</sup>	1.0e-18
<b>FBBTBOT</b>	Normalization field at the reference temperature for band-to-band tunneling prefactor of bottom component for source-bulk junction	Volt/Meter	1.0e9
<b>FBBTSTI</b>	Normalization field at the reference temperature for band-to-band tunneling prefactor of STI-edge component for source-bulk junction	Volt/Meter	1.0e9
<b>FBBTGAT</b>	Normalization field at the reference temperature for band-to-band tunneling prefactor of gate-edge component for source-bulk junction	Volt/Meter	1.0e9
<b>STFBTBOT</b>	Temperature scaling parameter for band-to-band tunneling prefactor of bottom component for source-bulk junction	1/°K	-1.0e-3
<b>STFBTSTI</b>	Temperature scaling parameter for band-to-band tunneling prefactor of STI-edge component for source-bulk junction	1/°K	-1.0e-3

<b>STFBBTGAT</b>	Temperature scaling parameter for band-to-band tunneling prefactor of gate-edge component for source-bulk junction	1/°K	-1.0e-3
------------------	--	------	---------

**Table 22: Level 69 PSP 103.1 MOSFET Geometric Model JUNCAP2 Source-Bulk Avalanche and Breakdown Parameters**

Model Parameter	Description	Unit	Default
<b>VBRBOT</b>	Breakdown voltage of bottom component for source-bulk junction	Volt	10.0
<b>VBRSTI</b>	Breakdown voltage of STI-edge component for source-bulk junction	Volt	10.0
<b>VBRGAT</b>	Breakdown voltage of gate-edge component for source-bulk junction	Volt	10.0
<b>PBRBOT</b>	Breakdown onset tuning parameter of bottom component for source-bulk junction	Volt	4.0
<b>PBRSTI</b>	Breakdown onset tuning parameter of STI-edge component for source-bulk junction	Volt	4.0
<b>PBRGAT</b>	Breakdown onset tuning parameter of gate-edge component for source-bulk junction	Volt	4.0

**Table 23: Level 69 PSP 103.1 MOSFET Geometric Model JUNCAP2 Source-Bulk JUNCAP Express Parameters**

Model Parameter	Description	Unit	Default
<b>VJUNREF</b>	Typical maximum source-bulk junction voltage; usually about 2 x $V_{sup}$	Volt	2.5
<b>FJUNQ</b>	Fraction below which source-bulk junction capacitance components are neglected	Volt	0.03

**Table 24: Level 69 PSP 103.1 MOSFET Geometric Model JUNCAP2 Drain-Bulk Capacitance Parameters**

Model Parameter	Description	Unit	Default
-----------------	-------------	------	---------

<b>CJORBOTD</b>	Zero-bias capacitance per unit area of bottom component for drain-bulk junction	Farad/Meter <sup>2</sup>	1.0e-3
<b>CJORSTID</b>	Zero-bias capacitance per unit length of STI-edge component for drain-bulk junction	Farad/Meter	1.0e-9
<b>CJORGATD</b>	Zero-bias capacitance per unit length of gate-edge component for drain-bulk junction	Farad/Meter	1.0e-9
<b>VBIRBOTD</b>	Built-in voltage at the reference temperature of bottom component for drain-bulk junction	Volt	1.0
<b>VBIRSTID</b>	Built-in voltage at the reference temperature of STI-edge component for drain-bulk junction	Volt	1.0
<b>VBIRGATD</b>	Built-in voltage at the reference temperature of gate-edge component for drain-bulk junction	Volt	1.0
<b>PBOTD</b>	Grading coefficient of bottom component for drain-bulk junction	None	0.5
<b>PSTID</b>	Grading coefficient of STI-edge component for drain-bulk junction	None	0.5
<b>PGATD</b>	Grading coefficient of gate-edge component for drain-bulk junction	None	0.5

**Table 25: Level 69 PSP 103.1 MOSFET Geometric Model JUNCAP2 Drain-Bulk Ideal Current Parameters**

<b>Model Parameter</b>	<b>Description</b>	<b>Unit</b>	<b>Default</b>
<b>PHIGBOTD</b>	Zero-temperature bandgap voltage of bottom component for drain-bulk junction	Volt	1.16
<b>PHIGSTID</b>	Zero-temperature bandgap voltage of STI-edge component for drain-bulk junction	Volt	1.16
<b>PHIGGATD</b>	Zero-temperature bandgap voltage of gate-edge component for drain-bulk junction	Volt	1.16
<b>IDSATRBOTD</b>	Saturation current density at the reference temperature of bottom component for drain-bulk junction	Ampere/Meter <sup>2</sup>	1.0e-12
<b>IDSATRSTID</b>	Saturation current density at the reference temperature of STI-edge component for drain-bulk junction	Ampere/Meter	1.0e-18
<b>IDSATRGATD</b>	Saturation current density at the reference	Ampere/Meter	1.0e-18



	temperature of gate-edge component for drain-bulk junction		
<b>CSRHBOTD</b>	Shockley-Read-Hall prefactor of bottom component for drain-bulk junction	Ampere/Meter <sup>3</sup>	1.0e2
<b>CSRHSTID</b>	Shockley-Read-Hall prefactor of STI-edge component for drain-bulk junction	Ampere/Meter <sup>2</sup>	1.0e-4
<b>CSRHGATD</b>	Shockley-Read-Hall prefactor of gate-edge component for drain-bulk junction	Ampere/Meter <sup>2</sup>	1.0e-4
<b>XJUNSTID</b>	Junction depth of STI-edge component for drain-bulk junction	Meter	1.0e-7
<b>XJUNGATD</b>	Junction depth of gate-edge component for drain-bulk junction	Meter	1.0e-7

**Table 26: Level 69 PSP 103.1 MOSFET Geometric Model JUNCAP2 Drain-Bulk Trap-Assisted Tunneling Parameters**

Model Parameter	Description	Unit	Default
<b>CTATBOTD</b>	Trap-assisted tunneling prefactor of bottom component for drain-bulk junction	Ampere/Meter <sup>3</sup>	1.0e2
<b>CTATSTID</b>	Trap-assisted tunneling prefactor of STI-edge component for drain-bulk junction	Ampere/Meter <sup>2</sup>	1.0e-4
<b>CTATGATD</b>	Trap-assisted tunneling prefactor of gate-edge component for drain-bulk junction	Ampere/Meter <sup>2</sup>	1.0e-4
<b>MEFFTATBOTD</b>	Effective mass (in units of $m_0$ ) for trap-assisted tunneling of bottom component for drain-bulk junction	None	0.25
<b>MEFFTATSTID</b>	Effective mass (in units of $m_0$ ) for trap-assisted tunneling of STI-edge component for drain-bulk junction	None	0.25
<b>MEFFTATGATD</b>	Effective mass (in units of $m_0$ ) for trap-assisted tunneling of gate-edge component for drain-bulk junction	None	0.25

**Table 27: Level 69 PSP 103.1 MOSFET Geometric Model JUNCAP2 Drain-Bulk Band-to-Band Tunneling Parameters**

Model	Description	Unit	Default
-------	-------------	------	---------

Parameter			
<b>CBBTBOTD</b>	Band-to-band tunneling prefactor of bottom component for drain-bulk junction	Ampere/Volt <sup>3</sup>	1.0e-12
<b>CBBTSTID</b>	Band-to-band tunneling prefactor of STI-edge component for drain-bulk junction	Ampere-Meter/Volt <sup>3</sup>	1.0e-18
<b>CBBTGATD</b>	Band-to-band tunneling prefactor of gate-edge component for drain-bulk junction	Ampere-Meter/Volt <sup>3</sup>	1.0e-18
<b>FBBTBOTD</b>	Normalization field at the reference temperature for band-to-band tunneling prefactor of bottom component for drain-bulk junction	Volt/Meter	1.0e9
<b>FBBTSTID</b>	Normalization field at the reference temperature for band-to-band tunneling prefactor of STI-edge component for drain-bulk junction	Volt/Meter	1.0e9
<b>FBBTGATD</b>	Normalization field at the reference temperature for band-to-band tunneling prefactor of gate-edge component for drain-bulk junction	Volt/Meter	1.0e9
<b>STFBBTBOTD</b>	Temperature scaling parameter for band-to-band tunneling prefactor of bottom component for drain-bulk junction	1/°K	-1.0e-3
<b>STFBBTSTID</b>	Temperature scaling parameter for band-to-band tunneling prefactor of STI-edge component for drain-bulk junction	1/°K	-1.0e-3
<b>STFBBTGATD</b>	Temperature scaling parameter for band-to-band tunneling prefactor of gate-edge component for drain-bulk junction	1/°K	-1.0e-3

**Table 28: Level 69 PSP 103.1 MOSFET Geometric Model JUNCAP2 Drain-Bulk Avalanche and Breakdown Parameters**

Model Parameter	Description	Unit	Default
<b>VBRBOTD</b>	Breakdown voltage of bottom component for drain-bulk junction	Volt	10.0
<b>VBRSTID</b>	Breakdown voltage of STI-edge component for drain-bulk junction	Volt	10.0
<b>VBRGATD</b>	Breakdown voltage of gate-edge component for drain-bulk junction	Volt	10.0
<b>PBRBOTD</b>	Breakdown onset tuning parameter of bottom component for	Volt	4.0

	drain-bulk junction		
<b>PBRSTID</b>	Breakdown onset tuning parameter of STI-edge component for drain-bulk junction	Volt	4.0
<b>PBRGATD</b>	Breakdown onset tuning parameter of gate-edge component for drain-bulk junction	Volt	4.0

**Table 29: Level 69 PSP 103.1 MOSFET Geometric Model JUNCAP2 Drain-Bulk JUNCAP Express Parameters**

Model Parameter	Description	Unit	Default
<b>VJUNREF</b>	Typical maximum drain-bulk junction voltage; usually about $2 \times V_{sup}$	Volt	2.5
<b>FJUNQ</b>	Fraction below which drain-bulk junction capacitance components are neglected	Volt	0.03

**Table 30: Level 69 PSP 103.1 MOSFET Geometric Model Parasitic Resistance Parameters**


Model Parameter	Description	Unit	Default
<b>RGO</b>	Gate resistance $R_{gate}$	Ohm	0.0
<b>RINT</b>	Contact resistance between silicide and poly	Ohm/square	0
<b>RVPOLY</b>	Vertical poly resistance	Ohm/square	0
<b>RSHG</b>	Gate electrode diffusion sheet resistance	Ohm/square	0
<b>DLSIL</b>	Silicide extension over the physical gate length	Meter	0
<b>RSH</b>	Sheet resistance of source diffusion	Ohm/square	0
<b>RSHD</b>	Sheet resistance of drain diffusion	Ohm/square	0
<b>RBULKO</b>	Bulk resistance $R_{bulk}$	Ohm	0.0
<b>RWELLO</b>	Well resistance $R_{well}$	Ohm	0.0
<b>RJUNSO</b>	Source-side bulk resistance $R_{juns}$	Ohm	0.0
<b>RJUNDO</b>	Drain-side bulk resistance $R_{jund}$	Ohm	0.0

**Table 31: Level 69 PSP 103.1 Geometric Model MOSFET NQS Parameters**

Model Parameter	Description	Unit	Default
-----------------	-------------	------	---------

<b>SWNQS</b>	Switch for NQS effects 0 = off 1,2,3,5, or 9 = number of collocation points	None	0
<b>MUNQSO</b>	Relative mobility for NQS modeling	None	1.0

## MOSFET Instance, PSP 103.1 Binning Model (Level 69)



### PSP 103.1 Binning Model MOSFET Instance Netlist Syntax

The syntax for a Level 69 PSP 103.1 binning model MOSFET instance is:

```
Mxxxx nd ng ns nb modelname
[L=length] [W=width]
[ABSOURCE=val] [LSSOURCE=val] [LGSOURCE=val]
[ABDRAIN=val] [LSDRAIN=val] [LGDRAIN=val]
[SA=val] [SB=val] [SC=val] [SD=val]
[SCA=val] [SCB=val] [SCC=val] [NRS=val] [NRD=val]
[DELVTO=val] [FACTUO=val] [NGCON=val] [XGW=val]
[NF=val] [M=val] [MULT=val]
```

*nd* is the drain node, *ng* is the gate node, *ns* is the source node, and *nb* is the bulk or substrate node of the MOSFET. *modelname* is the name of a Level 69 PSP 103.1 MOSFET model (with model parameter **SWGEO=2**) defined in a .MODEL statement elsewhere in the netlist.

**Table 1: Level 69 PSP 103.1 Binning Model MOSFET Instance Parameters**

<b>Instance Parameter</b>	<b>Description</b>	<b>Unit</b>	<b>Default</b>
<b>L</b>	Drawn channel length	Meter	1.0e-6
<b>W</b>	Drawn channel width (total width)	Meter	1.0e-6
<b>ABDRAIN (AD)</b>	Drain junction area	Meter <sup>2</sup>	1.0e-12
<b>ABSOURCE (AS)</b>	Source junction area	Meter <sup>2</sup>	1.0e-12
<b>LGDRAIN</b>	Gate-edge part of drain junction perimeter	Meter	1.0e-6
<b>LGSOURCE</b>	Gate-edge part of source junction perimeter	Meter	1.0e-6
<b>LSDRAIN (PD)</b>	STI-edge part of drain junction perimeter	Meter	1.0e-6
<b>LSSOURCE (PS)</b>	STI-edge part of source junction perimeter	Meter	1.0e-6
<b>DELVTO</b>	Threshold voltage shift factor	Volt	0.0
<b>FACTUO</b>	Zero-field mobility pre-factor	None	1
<b>SA</b>	Distance between OD-edge and poly at source side	Meter	0.0
<b>SB</b>	Distance between OD-edge and poly at drain side	Meter	0.0
<b>SD</b>	Distance between neighboring fingers	Meter	0
<b>SCA</b>	Integral of the first distribution function for scattered well dopant	None	0
<b>SCB</b>	Integral of the second distribution function for scattered well dopant	None	0
<b>SCC</b>	Integral of the third distribution function for scattered well dopant	None	0
<b>SC</b>	Distance between OD-edge and nearest well edge	Meter	0.0
<b>NRS</b>	Number of squares of source diffusion	None	0
<b>NRD</b>	Number of squares of drain diffusion	None	0
<b>NGCON</b>	Number of gate contacts	None	1
<b>XGW</b>	Distance on the gate contact to the channel edge	Meter	1.0e-7
<b>NF</b>	Number of fingers; internally rounded to the nearest integer	None	1
<b>M</b>	Multiplier for multiple parallel transistors	None	1.0

	Total multiplier = M x MULT		
<b>MULT</b>	Multiplier for multiple parallel transistors Total multiplier = M x MULT	None	1.0

## PSP 103.1 MOSFET Binning Model (Level 69, SWGEO=2)

The syntax for a Level 69 PSP103.1 binning model MOSFET model is:

```
.MODEL modelname NMOS LEVEL=69 SWGEO=2
```

```
+ [(parameter=val] ... [)]
```

or

```
.MODEL modelname PMOS LEVEL=69 SWGEO=2
```

```
+ [(parameter=val] ... [)]
```

*modelname* is the name used by MOSFET instances to refer to this .MODEL statement. The **LEVEL=69** entry (plus the model parameter **SWGEO=2**) selects the PSP 103.1 MOSFET binning model.

**Table 1: Level 69 PSP 103.1 MOSFET Binning Model Selector Parameters**

Model Parameter	Description	Unit	Default
<b>LEVEL</b>	69 is required to select the PSP 103.1 MOSFET model. The instance parameter <b>BINMOD=1</b> selects the binning model.	None	1 (default if LEVEL parameter is omitted)
<b>SWGEO</b>	Selector for model: 0=local, 1=geometric, 2=binning	None	2 is required to select the binning model
<b>SWNUD</b>	Switch for nonuniform doping model. 0=off. 1=calculate surface potential; NUD model does not affect CV, avoids non-reciprocal capacitances. 2=skip extra surface potential calculation, may result in non-reciprocal capacitances	None	0
<b>SWDELVTAC</b>	Switch for $V_{TH}$ charge adjustment model 0=off, 1=on	None	0

<b>TR (TREF, TNOM)</b>	Reference temperature	°C	21.0
<b>SWGATE</b>	Flag for gate current (0 = off)	None	0
<b>SWIMPACT</b>	Flag for impact ionization current (0 = off)	None	0
<b>SWGIDL</b>	Flag for GIDL/GISL current (0 = off)	None	0
<b>SWJUNCAP</b>	Flag for JUNCAP model (0 = off; 2, 3, 4)	None	0
<b>SWJUNASYM</b>	Flag for asymmetric junctions (0 = off)	None	0
<b>QMC</b>	Quantum-mechanical correction factor	None	1

**Table 2: Level 69 PSP 103.1 MOSFET Binning Model Labels**

Model Parameter	Description	Unit	Default
<b>LMIN</b>	Dummy parameter to label binning set	Meter	0
<b>LMAX</b>	Dummy parameter to label binning set	Meter	1
<b>WMIN</b>	Dummy parameter to label binning set	Meter	0
<b>WMAX</b>	Dummy parameter to label binning set	Meter	1

**Table 3: Level 69 PSP 103.1 MOSFET Binning Model Process Parameters**

Model Parameter	Description	Unit	Default
<b>LVARO</b>	Geometry-independent difference between actual and programmed polysilicon gate length	Meter	0.0
<b>LVARL</b>	Length dependence of difference between actual and programmed polysilicon gate length	None	0.0
<b>LAP</b>	Effective channel length reduction per side due to lateral diffusion of channel-stop dopant ions	Meter	0.0
<b>WVARO</b>	Geometry-independent difference between actual and programmed field-oxide opening	Meter	0.0
<b>WVARW</b>	Width dependence of difference between actual and programmed field-oxide opening	None	0.0
<b>WOT</b>	Effective channel width reduction per side due to lateral diffusion of channel-stop dopant ions	Meter	0.0
<b>DLQ</b>	Effective channel length reduction for CV	Meter	0.0
<b>DWQ</b>	Effective channel width reduction for CV	Meter	0.0
<b>POVFB</b>	Coefficient for the geometry-independent part of flat-	Volt	-1.0

	band voltage at reference temperature		
<b>PLVFB</b>	Coefficient for length dependence of flat-band voltage at TR	Volt	0.0
<b>PWVFB</b>	Coefficient for width dependence of flat-band voltage at TR	Volt	0.0
<b>PLWVFB</b>	Coefficient for length times width dependence of flat-band voltage at TR	Volt	0.0
<b>POSTVFB</b>	Coefficient for geometry-independent temperature dependence of flat-band voltage	Volt/°K	5.0e-4
<b>PLSTVFB</b>	Coefficient for length dependence of temperature dependence of flat-band voltage	Volt/°K	0.0
<b>PWSTVFB</b>	Coefficient for width dependence of temperature dependence of flat-band voltage	Volt/°K	0.0
<b>PLWSTVFB</b>	Coefficient for length times width dependence of temperature dependence of flat-band voltage	Volt/°K	0.0
<b>POTOX</b>	Coefficient for geometry-independent part of gate oxide thickness	Meter	2.0e-9
<b>POEPSROX</b>	Coefficient for geometry-independent part of relative permittivity of gate dielectric	None	3.9
<b>PONEFF</b>	Coefficient for geometry-independent substrate doping	1/Meter <sup>3</sup>	5.0e23
<b>PLNEFF</b>	Coefficient for length dependence of substrate doping	1/Meter <sup>3</sup>	0.0
<b>PWNEFF</b>	Coefficient for width dependence of substrate doping	1/Meter <sup>3</sup>	0.0
<b>PLWNEFF</b>	Coefficient for length times width dependence of substrate doping	1/Meter <sup>3</sup>	0.0
<b>POGFACNUD</b>	Geometry-independent part of GFACNUD	None	1
<b>PLGFACNUD</b>	Length dependence of GFACNUD	None	0
<b>PWGFACNUD</b>	Width dependence of GFACNUD	None	0
<b>PLWGFACNUD</b>	Area dependence of GFACNUD	None	0
<b>POVSBNUD</b>	Geometry-independent part of VSBNUD	Volt	0
<b>PODVSBNUD</b>	Geometry-independent part of DVSBNUD	Volt	1
<b>POFACNEFFAC</b>	Geometry-independent part of FACNEFFAC	None	1
<b>PLFACNEFFAC</b>	Length dependence of FACNEFFAC	None	0
<b>PWFACNEFFAC</b>	Width dependence of FACNEFFAC	None	0



<b>PLWFACNEFFAC</b>	Area dependence of FACNEFFAC	None	0
<b>PODELVTAC</b>	Geometry-independent part of DELVTAC	Volt	0
<b>PLDELVTAC</b>	Length dependence of DELVTAC	Volt	0
<b>PWDELVTAC</b>	Width dependence of DELVTAC	Volt	0
<b>PLWDELVTAC</b>	Area dependence of DELVTAC	Volt	0
<b>POVNSUB</b>	Coefficient for the geometry-independent part of effective doping bias-dependence parameter	Volt	0.0
<b>PONSLP</b>	Coefficient for the geometry-independent part of effective doping bias-dependence parameter	Volt	0.05
<b>PODNSUB</b>	Coefficient for the geometry-independent part of effective doping bias-dependence parameter	1/Volt	0.0
<b>PODPHIB</b>	Coefficient for geometry-independent offset of PHIB	Volt	0.0
<b>PLDPHIB</b>	Coefficient for length dependence of DPHIB	Volt	0.0
<b>PWDPHIB</b>	Coefficient for width dependence of DPHIB	Volt	0.0
<b>PLWDPHIB</b>	Coefficient for length times width dependence of DPHIB	Volt	0.0
<b>PONP</b>	Coefficient for geometry-independent gate polysilicon doping	1/Meter <sup>3</sup>	1.0e26
<b>PLNP</b>	Coefficient for length dependence of gate polysilicon doping	1/Meter <sup>3</sup>	0.0
<b>PWNP</b>	Coefficient for width dependence of gate polysilicon doping	1/Meter <sup>3</sup>	0.0
<b>PLWNP</b>	Coefficient for length times width dependence of gate polysilicon doping	1/Meter <sup>3</sup>	0.0
<b>POCT</b>	Coefficient for geometry-independent part of interface states factor CT	None	0.0
<b>PLCT</b>	Coefficient for length dependence of interface states factor CT	None	0.0
<b>PWCT</b>	Coefficient for width dependence of CT	None	0.0
<b>PLWCT</b>	Coefficient for length times width dependence of CT	None	0.0
<b>POTOXOV</b>	Coefficient for the geometry-independent part of overlap oxide thickness	Meter	2.0e-9
<b>POTOXOVD</b>	Coefficient for the geometry-independent part of overlap oxide thickness for drain side	Meter	2.0e-9
<b>PONOV</b>	Coefficient for the geometry-independent part of	1/Meter <sup>3</sup>	5.0e25

	effective doping of overlap region		
<b>PLNOV</b>	Coefficient for length dependence of effective doping of overlap region	1/Meter <sup>3</sup>	0.0
<b>PWNOV</b>	Coefficient for width dependence of effective doping of overlap region	1/Meter <sup>3</sup>	0.0
<b>PLWNOV</b>	Coefficient for length times width dependence of effective doping of overlap region	1/Meter <sup>3</sup>	0.0
<b>PONOVD</b>	Coefficient for the geometry-independent part of effective doping of overlap region for drain side	1/Meter <sup>3</sup>	5.0e25
<b>PLNOVD</b>	Coefficient for length dependence of effective doping of overlap region for drain side	1/Meter <sup>3</sup>	0.0
<b>PWNOVD</b>	Coefficient for width dependence of effective doping of overlap region for drain side	1/Meter <sup>3</sup>	0.0
<b>PLWNOVD</b>	Coefficient for length times width dependence of effective doping of overlap region for drain side	1/Meter <sup>3</sup>	0.0

Table 4: Level 69 PSP 103.1 Binned Model MOSFET DIBL Parameters

Model Parameter	Description	Unit	Default
<b>POCF</b>	Coefficient for geometry-independent part of DIBL parameter CF	1/Volt	0.0
<b>PLCF</b>	Coefficient for length dependence of DIBL parameter	1/Volt	0.0
<b>PWCF</b>	Coefficient for width dependence of DIBL parameter	1/Volt	0.0
<b>PLWCF</b>	Coefficient for length times width dependence of DIBL parameter	1/Volt	0.0
<b>POCFB</b>	Coefficient for geometry-independent part of back-bias dependence of CF	1/Volt	0.0

Table 5: Level 69 PSP 102.1 Binned Model MOSFET Mobility Parameters

Model Parameter	Description	Unit	Default
<b>POBETN</b>	Coefficient for the geometry-independent part of product of channel aspect ratio and zero-field mobility at TR	Meter <sup>2</sup> /Volt/Second	0.07
<b>PLBETN</b>	Coefficient for the length dependence of product of	Meter	0.0

	channel aspect ratio and zero-field mobility at TR	$2$ /Volt/Second	
<b>PWBETN</b>	Coefficient for the width dependence of product of channel aspect ratio and zero-field mobility at TR	Meter <sup>2</sup> /Volt/Second	0.0
<b>PLWBETN</b>	Coefficient for the width dependence of product of channel aspect ratio and zero-field mobility at TR	Meter <sup>2</sup> /Volt/Second	0.0
<b>POSTBET</b>	Coefficient for the geometry-independent part of temperature dependence of BETN		1.0
<b>PLSTBET</b>	Coefficient for the length dependence of temperature dependence of BETN		0.0
<b>PWSTBET</b>	Coefficient for the width dependence of temperature dependence of BETN		0.0
<b>PLWSTBET</b>	Coefficient for the length times width dependence of temperature dependence of BETN		0.0
<b>POMUE</b>	Coefficient for the geometry-independent part of mobility reduction coefficient MUE at reference temperature	Meter/Volt	0.5
<b>PLMUE</b>	Coefficient for the length dependence of mobility reduction coefficient MUE at reference temperature	Meter/Volt	0.0
<b>PWMUE</b>	Coefficient for the width dependence of mobility reduction coefficient MUE at reference temperature	Meter/Volt	0.0
<b>PLWMUE</b>	Coefficient for the length times width dependence of mobility reduction coefficient MUE at reference temperature	Meter/Volt	0.0
<b>POSTMUE</b>	Coefficient for the geometry-independent part of temperature dependence of MUE	None	0.0
<b>POTHEMU</b>	Coefficient for the geometry-independent part of mobility reduction exponent at reference temperature	None	1.5
<b>POSTTHEMU</b>	Temperature dependence of mobility reduction exponent THEMU	None	1.5
<b>POCS</b>	Coefficient for the geometry-independent part of Coulomb scattering parameter CS at reference temperature	None	0.0
<b>PLCS</b>	Coefficient for the length dependence of Coulomb scattering parameter CS at TR	None	0.0
<b>PWCS</b>	Coefficient for the width dependence of Coulomb scattering parameter CS at TR	None	0.0

<b>PLWCS</b>	Coefficient for the length times width dependence of Coulomb scattering parameter CS at TR	None	0.0
<b>POSTCS</b>	Coefficient for the geometry-independent part of temperature dependence of CS	None	0.0
<b>POXCOR</b>	Coefficient for the geometry-independent part of non-universality parameter	1/Volt	0.0
<b>PLXCOR</b>	Coefficient for the length dependence of XCOR	1/Volt	0.0
<b>PWXCOR</b>	Coefficient for the width dependence of XCOR	1/Volt	0.0
<b>PLWXCOR</b>	Coefficient for the length times width dependence of XCOR	1/Volt	0.0
<b>POSTXCOR</b>	Coefficient for the geometry-independent part of temperature dependence of XCOR	None	0.0
<b>POFETA</b>	Coefficient for the geometry-independent part of effective field parameter	None	1.0

**Table 6: Level 69 PSP 103.1 Binned Model MOSFET Series Resistance Parameters**

<b>Model Parameter</b>	<b>Description</b>	<b>Unit</b>	<b>Default</b>
<b>PORS</b>	Coefficient for the geometry-independent part of source/drain series resistance at TR	Ohm	30.0
<b>PLRS</b>	Coefficient for the length dependence of RS	Ohm	0.0
<b>PWRS</b>	Coefficient for the width dependence of RS	Ohm	0.0
<b>PLWRS</b>	Coefficient for the length times width dependence of RS	Ohm	0.0
<b>POSTRS</b>	Coefficient for the geometry-independent part of temperature dependence of source/drain series resistance	None	1.0
<b>PORSB</b>	Coefficient for the geometry-independent part of back-bias dependence of series resistance	1/Volt	0.0
<b>PORSG</b>	Coefficient for the geometry-independent part of gate-bias dependence of series resistance	1/Volt	0.0

**Table 7: Level 69 PSP 103.1 Binned Model MOSFET Velocity Saturation Parameters**

<b>Model Parameter</b>	<b>Description</b>	<b>Unit</b>	<b>Default</b>
<b>POTHSAT</b>	Coefficient for the geometry-independent part of velocity	1/Volt	1.0

	saturation parameter at reference temperature		
<b>PLTHESAT</b>	Coefficient for the length dependence of velocity saturation parameter at reference temperature	1/Volt	0.0
<b>PWTHESAT</b>	Coefficient for the width dependence of velocity saturation parameter at reference temperature	1/Volt	0.0
<b>PLWTHESAT</b>	Coefficient for the length times width dependence of velocity saturation parameter at reference temperature	1/Volt	0.0
<b>POSTTHESAT</b>	Coefficient for the geometry-independent part of temperature dependence of THESAT	None	1.0
<b>PLSTTHESAT</b>	Coefficient for the length dependence of STTHESAT	None	0.0
<b>PWSTTHESAT</b>	Coefficient for the width dependence of STTHESAT	None	0.0
<b>PLWSTTHESAT</b>	Coefficient for the length times width dependence of STTHESAT	None	0.0
<b>POTTHESATB</b>	Coefficient for the geometry-independent part of back-bias dependence of THESAT	1/Volt	0.0
<b>PLTHESATB</b>	Coefficient for the length dependence of Back-bias dependence of THESAT	1/Volt	0.0
<b>PWTHESATB</b>	Coefficient for the width dependence of back-bias dependence of THESAT	1/Volt	0.0
<b>PLWTHESATB</b>	Coefficient for the length times width dependence of back-bias dependence of THESAT	1/Volt	0.0
<b>POTTHESATG</b>	Coefficient for the geometry-independent part of gate-bias dependence of THESAT	1/Volt	0.0
<b>PLTHESATG</b>	Coefficient for the length dependence of gate-bias dependence of THESAT	1/Volt	0.0
<b>PWTHESATG</b>	Coefficient for the width dependence of gate-bias dependence of THESAT	1/Volt	0.0
<b>PLWTHESATG</b>	Coefficient for the length times width dependence of gate-bias dependence of THESAT	1/Volt	0.0

**Table 8: Level 69 PSP103.1 Binned Model MOSFET Saturation Voltage Parameters**

<b>Model Parameter</b>	<b>Description</b>	<b>Unit</b>	<b>Default</b>
<b>POAX</b>	Coefficient for the geometry-independent part of linear/saturation transition parameter AX	None	3.0

<b>PLAX</b>	Coefficient for the length dependence of AX	None	0.0
<b>PWAX</b>	Coefficient for the width dependence of AX	None	0.0
<b>PLWAX</b>	Coefficient for the length times width dependence of AX	None	0.0

**Table 9: Level 69 PSP 103.1 Binned Model MOSFET CLM Parameters**

<b>Model Parameter</b>	<b>Description</b>	<b>Unit</b>	<b>Default</b>
<b>POALP</b>	Coefficient for the geometry-independent part of CLM prefactor ALP	None	0.01
<b>PLALP</b>	Coefficient for the length dependence of CLM prefactor ALP	None	0.0
<b>PWALP</b>	Coefficient for the width dependence of ALP	None	0.0
<b>PLWALP</b>	Coefficient for the length times width dependence of ALP	None	0.0
<b>POALP1</b>	Coefficient for the geometry-independent part of CLM enhancement factor above threshold ALP1	Volt	0.0
<b>PLALP1</b>	Coefficient for the length dependence of CLM enhancement factor above threshold ALP1	Volt	0.0
<b>PWALP1</b>	Coefficient for the width dependence of CLM enhancement factor above threshold ALP1	Volt	0.0
<b>PLWALP1</b>	Coefficient for the length times width dependence of CLM enhancement factor above threshold ALP1	Volt	0.0
<b>POALP2</b>	Coefficient for the geometry-independent part of CLM enhancement factor below threshold ALP2	1/Volt	0.0
<b>PLALP2</b>	Coefficient for the length dependence of CLM enhancement factor below threshold ALP2	1/Volt	0.0
<b>PWALP2</b>	Coefficient for the width dependence of CLM enhancement factor below threshold ALP2	1/Volt	0.0
<b>PLWALP2</b>	Coefficient for the length times width dependence of CLM enhancement factor below threshold ALP2	1/Volt	0.0
<b>POVP</b>	Coefficient for the geometry-independent part of CLM logarithmic dependence factor	Volt	0.05

**Table 10: Level 69 PSP 103.1 Binned Model MOSFET Impact Ionization Parameters**

<b>Model Parameter</b>	<b>Description</b>	<b>Unit</b>	<b>Default</b>
------------------------	--------------------	-------------	----------------

<b>POA1</b>	Coefficient for the geometry-independent part of impact-ionization prefactor A1	None	1.0
<b>PLA1</b>	Coefficient for the length dependence of A1	None	0.0
<b>PWA1</b>	Coefficient for the width dependence of A1	None	0.0
<b>PLWA1</b>	Coefficient for the length times width dependence of A1	None	0.0
<b>POA2</b>	Coefficient for the geometry-independent part of impact-ionization exponent at reference temperature	Volt	10.0
<b>POSTA2</b>	Coefficient for the geometry-independent part of temperature dependence of A2	Volt	0.0
<b>POA3</b>	Coefficient for the geometry-independent part of saturation voltage dependence of impact ionization	None	1.0
<b>PLA3</b>	Coefficient for the length dependence of A3	None	0.0
<b>PWA3</b>	Coefficient for the width dependence of A3	None	0.0
<b>PLWA3</b>	Coefficient for the length times width dependence of A3	None	0.0
<b>POA4</b>	Coefficient for the geometry-independent part of back-bias dependence of impact ionization	1/Volt 0.5	0.0
<b>PLA4</b>	Coefficient for the length dependence of A4	1/Volt 0.5	0.0
<b>PWA4</b>	Coefficient for the width dependence of A4	1/Volt 0.5	0.0
<b>PLWA4</b>	Coefficient for the length times width dependence of A4	1/Volt 0.5	0.0

Table 11: Level 69 PSP 103.1 Binned Model MOSFET Gate Current Parameters

<b>Model Parameter</b>	<b>Description</b>	<b>Unit</b>	<b>Default</b>
<b>POGCO</b>	Coefficient for the geometry-independent part of gate tunneling energy adjustment	None	0.0
<b>POIGINV</b>	Coefficient for the geometry-independent part of gate channel current prefactor	Ampere	0.0
<b>PLIGINV</b>	Coefficient for the length dependence of channel current prefactor	Ampere	0.0
<b>PWIGINV</b>	Coefficient for the width dependence of channel current prefactor	Ampere	0.0
<b>PLWIGINV</b>	Coefficient for the length times width dependence of	Ampere	0.0

	channel current prefactor		
<b>POIGOV</b>	Coefficient for the geometry-independent part of gate overlap current prefactor	Ampere	0.0
<b>PLIGOV</b>	Coefficient for the length dependence of gate overlap current prefactor	Ampere	0.0
<b>PWIGOV</b>	Coefficient for the width dependence of gate overlap current prefactor	Ampere	0.0
<b>PLWIGOV</b>	Coefficient for the length times width dependence of gate overlap current prefactor	Ampere	0.0
<b>POSTIG</b>	Coefficient for the geometry-independent part of temperature dependence of gate current	None	2.0
<b>POGC2</b>	Coefficient for the geometry-independent part of gate current slope factor	None	0.375
<b>POGC3</b>	Coefficient for the geometry-independent part of gate current curvature factor	None	0.063
<b>POCHIB</b>	Coefficient for the geometry-independent part of tunneling barrier height	Volt	3.1

Table 12: Level 69 PSP 103.1 Binned Model MOSFET GIDL Parameters

Model Parameter	Description	Unit	Default
<b>POAGIDL</b>	Coefficient for the geometry-independent part of GIDL prefactor	Ampere/Volt <sup>3</sup>	0.0
<b>PLAGIDL</b>	Coefficient for the length dependence of GIDL prefactor	Ampere/Volt <sup>3</sup>	0.0
<b>PWAGIDL</b>	Coefficient for the width dependence of GIDL prefactor	Ampere/Volt <sup>3</sup>	0.0
<b>PLWAGIDL</b>	Coefficient for the length times width dependence of GIDL prefactor	Ampere/Volt <sup>3</sup>	0.0
<b>POAGIDLD</b>	Coefficient for the geometry-independent part of GIDL prefactor for the drain side	Ampere/Volt <sup>3</sup>	0.0
<b>PLAGIDLD</b>	Coefficient for the length dependence of GIDL prefactor for the drain side	Ampere/Volt <sup>3</sup>	0.0
<b>PWAGIDLD</b>	Coefficient for the width dependence of GIDL prefactor for the drain side	Ampere/Volt <sup>3</sup>	0.0
<b>PLWAGIDLD</b>	Coefficient for the length times width dependence of	Ampere/Volt	0.0



	GIDL prefactor for the drain side	3	
<b>POBGIDL</b>	Coefficient for the geometry-independent part of GIDL probability factor at reference temperature	Volt	41.0
<b>POBGIDLD</b>	Coefficient for the geometry-independent part of GIDL probability factor at reference temperature for the drain side	Volt	41.0
<b>POSTBGIDL</b>	Coefficient for the geometry-independent part of temperature dependence of BGIDL	Volt/°K	0.0
<b>POSTBGIDLD</b>	Coefficient for the geometry-independent part of temperature dependence of BGIDL for the drain side	Volt/°K	0.0
<b>POCGIDL</b>	Coefficient for the geometry-independent part of back-bias dependence of GIDL	None	0.0
<b>POCGIDLD</b>	Coefficient for the geometry-independent part of back-bias dependence of GIDL for the drain side	None	0.0

**Table 13: Level 69 PSP 103.1 Binned Model MOSFET Charge Model Parameters**

<b>Model Parameter</b>	<b>Description</b>	<b>Unit</b>	<b>Default</b>
<b>POCOX</b>	Coefficient for the geometry-independent part of oxide capacitance for intrinsic channel	Farad	1e-14
<b>PLCOX</b>	Coefficient for the length dependence of oxide capacitance for intrinsic channel	Farad	0.0
<b>PWCOX</b>	Coefficient for the width dependence of oxide capacitance for intrinsic channel	Farad	0.0
<b>PLWCOX</b>	Coefficient for the length times width dependence of oxide capacitance for intrinsic channel	Farad	0.0
<b>POCGOV</b>	Coefficient for the geometry-independent part of oxide capacitance for gate/drain/source overlap	Farad	1e-15
<b>PLCGOV</b>	Coefficient for the length dependence of oxide capacitance for gate/drain/source overlap	None	0.0
<b>PWCGOV</b>	Coefficient for the width dependence of oxide capacitance for gate/drain/source overlap	None	0.0
<b>PLWCGOV</b>	Coefficient for the length times width dependence of oxide capacitance for gate/drain/source overlap	None	0.0
<b>POCGOVD</b>	Coefficient for the geometry-independent part of oxide capacitance for gate/drain/source overlap for drain side	Farad	1e-15

<b>PLCGOVD</b>	Coefficient for the length dependence of oxide capacitance for gate/drain/source overlap for drain side	None	0.0
<b>PWCGOVD</b>	Coefficient for the width dependence of oxide capacitance for gate/drain/source overlap for drain side	None	0.0
<b>PLWCGOVD</b>	Coefficient for the length times width dependence of oxide capacitance for gate/drain/source overlap for drain side	None	0.0
<b>POCGBOV</b>	Coefficient for the geometry-independent part of oxide capacitance for gate-bulk overlap	Farad	0.0
<b>PLCGBOV</b>	Coefficient for the length dependence of CGBOV	Farad	0.0
<b>PWCGBOV</b>	Coefficient for the width dependence of CGBOV	Farad	0.0
<b>PLWCGBOV</b>	Coefficient for the length times width dependence of CGBOV	Farad	0.0
<b>POCFR</b>	Coefficient for the geometry-independent part of outer fringe capacitance	Farad	0.0
<b>PLCFR</b>	Coefficient for the length dependence of CFR	Farad	0.0
<b>PWCFR</b>	Coefficient for the width dependence of CFR	Farad	0.0
<b>PLWCFR</b>	Coefficient for the length times width dependence of CFR	Farad	0.0
<b>POCFRD</b>	Coefficient for the geometry-independent part of outer fringe capacitance for drain side	Farad	0.0
<b>PLCFRD</b>	Coefficient for the length dependence of CFR for drain side	Farad	0.0
<b>PWCFRD</b>	Coefficient for the width dependence of CFR for drain side	Farad	0.0
<b>PLWCFRD</b>	Coefficient for the length times width dependence of CFR for drain side	Farad	0.0

Table 14: Level 69 PSP 103.1 Binned Model MOSFET Noise Model Parameters

<b>Model Parameter</b>	<b>Description</b>	<b>Unit</b>	<b>Default</b>
<b>POFNT</b>	Coefficient for the geometry-independent part of thermal noise coefficient	None	1.0
<b>PONFA</b>	Coefficient for the geometry-independent part of first coefficient of flicker noise	Volt <sup>-1</sup> /Meter <sup>4</sup>	8.0e22
<b>PLNFA</b>	Coefficient for the length dependence of NFA	Volt <sup>-1</sup> /Meter <sup>4</sup>	0.0
<b>PWNFA</b>	Coefficient for the width dependence of NFA	Volt <sup>-1</sup> /Meter <sup>4</sup>	0.0
<b>PLWNFA</b>	Coefficient for the length times width dependence of NFA	Volt <sup>-1</sup>	0.0

		$1/\text{Meter}^4$	
<b>PONFB</b>	Coefficient for the geometry-independent part of second coefficient of flicker noise	$\text{Volt}^{-1}/\text{Meter}^2$	3.0e7
<b>PLNFB</b>	Coefficient for the length dependence of NFB	$\text{Volt}^{-1}/\text{Meter}^2$	0.0
<b>PWNFB</b>	Coefficient for the width dependence of NFB	$\text{Volt}^{-1}/\text{Meter}^2$	0.0
<b>PLWNFB</b>	Coefficient for the length times width dependence of NFB	$\text{Volt}^{-1}/\text{Meter}^2$	0.0
<b>PONFC</b>	Coefficient for the geometry-independent part of third coefficient of flicker noise	$1/\text{Volt}$	0.0
<b>PLNFC</b>	Coefficient for the length dependence of NFC	$1/\text{Volt}$	0.0
<b>PWNFC</b>	Coefficient for the width dependence of NFC	$1/\text{Volt}$	0.0
<b>PLWNFC</b>	Coefficient for the length times width dependence of NFC	$1/\text{Volt}$	0.0
<b>POEF</b>	Coefficient for the geometry-independent part of flicker noise frequency exponent	None	1.0

**Table 15: Level 69 PSP 103.1 Binned Model MOSFET Temperature Offset Parameters**

Model Parameter	Description	Unit	Default
<b>DTA</b>	Temperature offset from ambient circuit temperature	$^{\circ}\text{K}$	0.0

**Table 16: Level 69 PSP 103.1 Binned Model MOSFET Stress Model Parameters**

Model Parameter	Description	Unit	Default
<b>SAREF</b>	Reference distance between OD edge to poly from one side	Meter	1e-6
<b>SBREF</b>	Reference distance between OD edge to poly on the other side	Meter	1e-6
<b>WLOD</b>	Width parameter	Meter	0.0
<b>KUO</b>	Mobility degradation/enhancement coefficient	Meter	0.0
<b>KVSAT</b>	Saturation velocity degradation/enhancement parameter	Meter	0.0
<b>TKUO</b>	Temperature coefficient of KUO	None	0.0

<b>LKUO</b>	Length dependency of KUO	Meter <sup>LLODKUO</sup>	0.0
<b>WKUO</b>	Width dependency of KUO	Meter <sup>WLODKUO</sup>	0.0
<b>PKUO</b>	Cross-term dependency of KUO	Meter LLODKUO+WLODKUO	0.0
<b>LLODKUO</b>	Length parameter for mobility stress effect	None	0.0
<b>WLODKUO</b>	Width parameter for mobility stress effect	None	0.0
<b>KVTHO</b>	Threshold shift parameter	Volt-Meter	0.0
<b>LKVTHO</b>	Length dependency of KVTHO	Meter <sup>LLODVTH</sup>	0.0
<b>WKVTHO</b>	Width dependency of KVTHO	Meter <sup>WLODVTH</sup>	0.0
<b>PKVTHO</b>	Cross-term dependency of KVTHO	Meter LLODVTH+WLODVTH	0.0
<b>LLODVTH</b>	Length parameter for threshold voltage stress effect	None	0.0
<b>WLODVTH</b>	Width parameter for threshold voltage stress effect	None	0.0
<b>STETAO</b>	ETAO shift factor related to threshold voltage change	Meter	0.0
<b>LODETAO</b>	ETAO shift modification factor	None	1.0

**Table 17: Level 69 PSP 103.1 Binned Model MOSFET Well Proximity Effect Parameters**

<b>Model Parameter</b>	<b>Description</b>	<b>Unit</b>	<b>Default</b>
<b>SCREF</b>	Distance between OD-edge and well edge of a reference device	Meter	1.0e-6
<b>WEB</b>	Coefficient for SCB	None	0
<b>WEC</b>	Coefficient for SCC	None	0
<b>POKVTHOWE</b>	Coefficient for the geometry-independent part of threshold shift parameter	None	0
<b>PLKVTHOWE</b>	Coefficient for the length dependence of threshold shift parameter	None	0
<b>PWKVTHOWE</b>	Coefficient for the width dependence of threshold shift parameter	None	0
<b>PLWKVTHOWE</b>	Coefficient for the length times width dependence of threshold shift parameter	None	0

<b>POKUOWE</b>	Coefficient for the geometry-independent part of mobility degradation parameter	None	0
<b>PLKUOWE</b>	Coefficient for the length dependence of mobility degradation parameter	None	0
<b>PWKUOWE</b>	Coefficient for the width dependence of mobility degradation parameter	None	0
<b>PLWKUOWE</b>	Coefficient for the length times width dependence of mobility degradation parameter	None	0

**Table 18: Level 69 PSP 103.1 MOSFET Binned Model Basic JUNCAP2 Parameters**

<b>Model Parameter</b>	<b>Description</b>	<b>Unit</b>	<b>Default</b>
<b>TRJ</b>	Reference temperature (for both source-bulk and source-drain junctions)	°C	21.0
<b>SWJUNEXP</b>	Flag for JUNCAP2 Express: 0=full JUNCAP2 model, 1=Express model (for both source-bulk and source-drain junctions)	None	0
<b>IMAX</b>	Maximum current up to which forward current behaves exponentially (for both source-bulk and source-drain junctions)	Ampere	1000.0

**Table 19: Level 69 PSP 103.1 MOSFET Binned Model JUNCAP2 Source-Bulk Capacitance Parameters**

<b>Model Parameter</b>	<b>Description</b>	<b>Unit</b>	<b>Default</b>
<b>CJORBOT</b>	Zero-bias capacitance per unit area of bottom component for source-bulk junction	Farad/Meter <sup>2</sup>	1.0e-3
<b>CJORSTI</b>	Zero-bias capacitance per unit length of STI-edge component for source-bulk junction	Farad/Meter	1.0e-9
<b>CJORGAT</b>	Zero-bias capacitance per unit length of gate-edge component for source-bulk junction	Farad/Meter	1.0e-9
<b>VBIRBOT</b>	Built-in voltage at the reference temperature of bottom component for source-bulk junction	Volt	1.0
<b>VBIRSTI</b>	Built-in voltage at the reference temperature of STI-edge component for source-bulk junction	Volt	1.0

<b>VBIRGAT</b>	Built-in voltage at the reference temperature of gate-edge component for source-bulk junction	Volt	1.0
<b>PBOT</b>	Grading coefficient of bottom component for source-bulk junction	None	0.5
<b>PSTI</b>	Grading coefficient of STI-edge component for source-bulk junction	None	0.5
<b>PGAT</b>	Grading coefficient of gate-edge component for source-bulk junction	None	0.5

**Table 20: Level 69 PSP 103.1 MOSFET Binned Model JUNCAP2 Source-Bulk Ideal Current Parameters**

<b>Model Parameter</b>	<b>Description</b>	<b>Unit</b>	<b>Default</b>
<b>PHIGBOT</b>	Zero-temperature bandgap voltage of bottom component for source-bulk junction	Volt	1.16
<b>PHIGSTI</b>	Zero-temperature bandgap voltage of STI-edge component for source-bulk junction	Volt	1.16
<b>PHIGGAT</b>	Zero-temperature bandgap voltage of gate-edge component for source-bulk junction	Volt	1.16
<b>IDSATRBOT</b>	Saturation current density at the reference temperature of bottom component for source-bulk junction	Ampere/Meter <sup>2</sup>	1.0e-12
<b>IDSATRSTI</b>	Saturation current density at the reference temperature of STI-edge component for source-bulk junction	Ampere/Meter	1.0e-18
<b>IDSATRGAT</b>	Saturation current density at the reference temperature of gate-edge component for source-bulk junction	Ampere/Meter	1.0e-18
<b>CSRHBOT</b>	Shockley-Read-Hall prefactor of bottom component for source-bulk junction	Ampere/Meter <sup>3</sup>	1.0e2
<b>CSRHSTI</b>	Shockley-Read-Hall prefactor of STI-edge component for source-bulk junction	Ampere/Meter <sup>2</sup>	1.0e-4
<b>CSRHGAT</b>	Shockley-Read-Hall prefactor of gate-edge component for source-bulk junction	Ampere/Meter <sup>2</sup>	1.0e-4
<b>XJUNSTI</b>	Junction depth of STI-edge component for source-bulk junction	Meter	1.0e-7

<b>XJUNGAT</b>	Junction depth of gate-edge component for source-bulk junction	Meter	1.0e-7
----------------	--	-------	--------

**Table 21: Level 69 PSP 103.1 MOSFET Binned Model JUNCAP2 Source-Bulk Trap-Assisted Tunneling Parameters**

<b>Model Parameter</b>	<b>Description</b>	<b>Unit</b>	<b>Default</b>
<b>CTATBOT</b>	Trap-assisted tunneling prefactor of bottom component for source-bulk junction	Ampere/Meter <sup>3</sup>	1.0e2
<b>CTATSTI</b>	Trap-assisted tunneling prefactor of STI-edge component for source-bulk junction	Ampere/Meter <sup>2</sup>	1.0e-4
<b>CTATGAT</b>	Trap-assisted tunneling prefactor of gate-edge component for source-bulk junction	Ampere/Meter <sup>2</sup>	1.0e-4
<b>MEFFTATBOT</b>	Effective mass (in units of $m_0$ ) for trap-assisted tunneling of bottom component for source-bulk junction	None	0.25
<b>MEFFTATSTI</b>	Effective mass (in units of $m_0$ ) for trap-assisted tunneling of STI-edge component for source-bulk junction	None	0.25
<b>MEFFTATGAT</b>	Effective mass (in units of $m_0$ ) for trap-assisted tunneling of gate-edge component for source-bulk junction	None	0.25

**Table 22: Level 69 PSP 103.1 MOSFET Binned Model JUNCAP2 Source-Bulk Band-to-Band Tunneling Parameters**

<b>Model Parameter</b>	<b>Description</b>	<b>Unit</b>	<b>Default</b>
<b>CBBTBOT</b>	Band-to-band tunneling prefactor of bottom component for source-bulk junction	Ampere/Volt <sup>3</sup>	1.0e-12
<b>CBBTSTI</b>	Band-to-band tunneling prefactor of STI-edge component for source-bulk junction	Ampere-Meter/Volt <sup>3</sup>	1.0e-18
<b>CBBTGAT</b>	Band-to-band tunneling prefactor of gate-edge component for source-bulk junction	Ampere-Meter/Volt <sup>3</sup>	1.0e-18
<b>FBBTBOT</b>	Normalization field at the reference temperature for band-to-band tunneling prefactor of bottom component for source-bulk junction	Volt/Meter	1.0e9

<b>FBTRSTI</b>	Normalization field at the reference temperature for band-to-band tunneling prefactor of STI-edge component for source-bulk junction	Volt/Meter	1.0e9
<b>FBTRGAT</b>	Normalization field at the reference temperature for band-to-band tunneling prefactor of gate-edge component for source-bulk junction	Volt/Meter	1.0e9
<b>STFBTBTOT</b>	Temperature scaling parameter for band-to-band tunneling prefactor of bottom component for source-bulk junction	1/°K	-1.0e-3
<b>STFBTSTI</b>	Temperature scaling parameter for band-to-band tunneling prefactor of STI-edge component for source-bulk junction	1/°K	-1.0e-3
<b>STFBTGAT</b>	Temperature scaling parameter for band-to-band tunneling prefactor of gate-edge component for source-bulk junction	1/°K	-1.0e-3

**Table 23: Level 69 PSP 103.1 MOSFET Binned Model JUNCAP2 Source-Bulk Avalanche and Breakdown Parameters**

<b>Model Parameter</b>	<b>Description</b>	<b>Unit</b>	<b>Default</b>
<b>VBRBOT</b>	Breakdown voltage of bottom component for source-bulk junction	Volt	10.0
<b>VBRSTI</b>	Breakdown voltage of STI-edge component for source-bulk junction	Volt	10.0
<b>VBRGAT</b>	Breakdown voltage of gate-edge component for source-bulk junction	Volt	10.0
<b>PBRBOT</b>	Breakdown onset tuning parameter of bottom component for source-bulk junction	Volt	4.0
<b>PBRSTI</b>	Breakdown onset tuning parameter of STI-edge component for source-bulk junction	Volt	4.0
<b>PBRGAT</b>	Breakdown onset tuning parameter of gate-edge component for source-bulk junction	Volt	4.0

**Table 24: Level 69 PSP 103.1 MOSFET Binned Model JUNCAP2 Source-Bulk JUNCAP Express Parameters**

<b>Model</b>	<b>Description</b>	<b>Unit</b>	<b>Default</b>
--------------	--------------------	-------------	----------------



Parameter			
VJUNREF	Typical maximum source-bulk junction voltage; usually about $2 \times V_{sup}$	Volt	2.5
FJUNQ	Fraction below which source-bulk junction capacitance components are neglected	Volt	0.03

**Table 25: Level 69 PSP 103.1 MOSFET Binned Model JUNCAP2 Drain-Bulk Capacitance Parameters**

Model Parameter	Description	Unit	Default
CJORBOTD	Zero-bias capacitance per unit area of bottom component for drain-bulk junction	Farad/Meter <sup>2</sup>	1.0e-3
CJORSTID	Zero-bias capacitance per unit length of STI-edge component for drain-bulk junction	Farad/Meter	1.0e-9
CJORGATD	Zero-bias capacitance per unit length of gate-edge component for drain-bulk junction	Farad/Meter	1.0e-9
VBIRBOTD	Built-in voltage at the reference temperature of bottom component for drain-bulk junction	Volt	1.0
VBIRSTID	Built-in voltage at the reference temperature of STI-edge component for drain-bulk junction	Volt	1.0
VBIRGATD	Built-in voltage at the reference temperature of gate-edge component for drain-bulk junction	Volt	1.0
PBOTD	Grading coefficient of bottom component for drain-bulk junction	None	0.5
PSTID	Grading coefficient of STI-edge component for drain-bulk junction	None	0.5
PGATD	Grading coefficient of gate-edge component for drain-bulk junction	None	0.5

**Table 26: Level 69 PSP 103.1 MOSFET Binned Model JUNCAP2 Drain-Bulk Ideal Current Parameters**

Model Parameter	Description	Unit	Default
PHIGBOTD	Zero-temperature bandgap voltage of bottom component for drain-bulk junction	Volt	1.16

<b>PHIGSTID</b>	Zero-temperature bandgap voltage of STI-edge component for drain-bulk junction	Volt	1.16
<b>PHIGGATD</b>	Zero-temperature bandgap voltage of gate-edge component for drain-bulk junction	Volt	1.16
<b>IDSATRBOTD</b>	Saturation current density at the reference temperature of bottom component for drain-bulk junction	Ampere/Meter <sup>2</sup>	1.0e-12
<b>IDSATRSTID</b>	Saturation current density at the reference temperature of STI-edge component for drain-bulk junction	Ampere/Meter	1.0e-18
<b>IDSATRGATD</b>	Saturation current density at the reference temperature of gate-edge component for drain-bulk junction	Ampere/Meter	1.0e-18
<b>CSRHBOTD</b>	Shockley-Read-Hall prefactor of bottom component for drain-bulk junction	Ampere/Meter <sup>3</sup>	1.0e2
<b>CSRHSTID</b>	Shockley-Read-Hall prefactor of STI-edge component for drain-bulk junction	Ampere/Meter <sup>2</sup>	1.0e-4
<b>CSRHGATD</b>	Shockley-Read-Hall prefactor of gate-edge component for drain-bulk junction	Ampere/Meter <sup>2</sup>	1.0e-4
<b>XJUNSTID</b>	Junction depth of STI-edge component for drain-bulk junction	Meter	1.0e-7
<b>XJUNGATD</b>	Junction depth of gate-edge component for drain-bulk junction	Meter	1.0e-7

**Table 27: Level 69 PSP 103.1 MOSFET Binned Model JUNCAP2 Drain-Bulk Trap-Assisted Tunneling Parameters**

<b>Model Parameter</b>	<b>Description</b>	<b>Unit</b>	<b>Default</b>
<b>CTATBOTD</b>	Trap-assisted tunneling prefactor of bottom component for drain-bulk junction	Ampere/Meter <sup>3</sup>	1.0e2
<b>CTATSTID</b>	Trap-assisted tunneling prefactor of STI-edge component for drain-bulk junction	Ampere/Meter <sup>2</sup>	1.0e-4
<b>CTATGATD</b>	Trap-assisted tunneling prefactor of gate-edge component for drain-bulk junction	Ampere/Meter <sup>2</sup>	1.0e-4
<b>MEFFTATBOTD</b>	Effective mass (in units of $m_0$ ) for trap-assisted tunneling of bottom component for drain-bulk junction	None	0.25

<b>MEFFTATSTID</b>	Effective mass (in units of $m_0$ ) for trap-assisted tunneling of STI-edge component for drain-bulk junction	None	0.25
<b>MEFFTATGATD</b>	Effective mass (in units of $m_0$ ) for trap-assisted tunneling of gate-edge component for drain-bulk junction	None	0.25

**Table 28: Level 69 PSP 103.1 MOSFET Binned Model JUNCAP2 Drain-Bulk Band-to-Band Tunneling Parameters**

<b>Model Parameter</b>	<b>Description</b>	<b>Unit</b>	<b>Default</b>
<b>CBBTBOTD</b>	Band-to-band tunneling prefactor of bottom component for drain-bulk junction	Ampere/Volt <sup>3</sup>	1.0e-12
<b>CBBTSTID</b>	Band-to-band tunneling prefactor of STI-edge component for drain-bulk junction	Ampere-Meter/Volt <sup>3</sup>	1.0e-18
<b>CBBTGATD</b>	Band-to-band tunneling prefactor of gate-edge component for drain-bulk junction	Ampere-Meter/Volt <sup>3</sup>	1.0e-18
<b>FBBTBOTD</b>	Normalization field at the reference temperature for band-to-band tunneling prefactor of bottom component for drain-bulk junction	Volt/Meter	1.0e9
<b>FBBTSTID</b>	Normalization field at the reference temperature for band-to-band tunneling prefactor of STI-edge component for drain-bulk junction	Volt/Meter	1.0e9
<b>FBBTGATD</b>	Normalization field at the reference temperature for band-to-band tunneling prefactor of gate-edge component for drain-bulk junction	Volt/Meter	1.0e9
<b>STFBBTBOTD</b>	Temperature scaling parameter for band-to-band tunneling prefactor of bottom component for drain-bulk junction	1/°K	-1.0e-3
<b>STFBBTSTID</b>	Temperature scaling parameter for band-to-band tunneling prefactor of STI-edge component for drain-bulk junction	1/°K	-1.0e-3
<b>STFBBTGATD</b>	Temperature scaling parameter for band-to-band tunneling prefactor of gate-edge component for drain-bulk junction	1/°K	-1.0e-3

**Table 29: Level 69 PSP 103.1 MOSFET Binned Model JUNCAP2 Drain-Bulk Avalanche and Breakdown Parameters**

Model Parameter	Description	Unit	Default
VBRBOTD	Breakdown voltage of bottom component for drain-bulk junction	Volt	10.0
VBRSTID	Breakdown voltage of STI-edge component for drain-bulk junction	Volt	10.0
VBRGATD	Breakdown voltage of gate-edge component for drain-bulk junction	Volt	10.0
PBRBOTD	Breakdown onset tuning parameter of bottom component for drain-bulk junction	Volt	4.0
PBRSTID	Breakdown onset tuning parameter of STI-edge component for drain-bulk junction	Volt	4.0
PBRGATD	Breakdown onset tuning parameter of gate-edge component for drain-bulk junction	Volt	4.0

**Table 30: Level 69 PSP 103.1 MOSFET Binned Model JUNCAP2 Drain-Bulk JUNCAP Express Parameters**

Model Parameter	Description	Unit	Default
VJUNREFD	Typical maximum drain-bulk junction voltage; usually about 2 x $V_{sup}$	Volt	2.5
FJUNQD	Fraction below which drain-bulk junction capacitance components are neglected	Volt	0.03

**Table 31: Level 69 PSP 103.1 MOSFET Binned Model Parasitic Resistance Parameters**

Model Parameter	Description	Unit	Default
RGO	Gate resistance $R_{gate}$	Ohm	0.0
RINT	Contact resistance between silicide and poly	Ohm/square	0
RVPOLY	Vertical poly resistance	Ohm/square	0
RSHG	Gate electrode diffusion sheet resistance	Ohm/square	0
DLSIL	Silicide extension over the physical gate length	Meter	0

<b>RSH</b>	Sheet resistance of source diffusion	Ohm/square	0
<b>RSHD</b>	Sheet resistance of drain diffusion	Ohm/square	0
<b>RBULKO</b>	Bulk resistance $R_{\text{bulk}}$	Ohm	0.0
<b>RWELLO</b>	Well resistance $R_{\text{well}}$	Ohm	0.0
<b>RJUNSO</b>	Source-side bulk resistance $R_{\text{juns}}$	Ohm	0.0
<b>RJUNDO</b>	Drain-side bulk resistance $R_{\text{jund}}$	Ohm	0.0

**Table 32: Level 69 PSP 103.1 Binned Model MOSFET NQS Model Parameters**

Model Parameter	Description	Unit	Default
<b>SWNQS</b>	Switch for NQS effects 0 = off 1,2,3,5, or 9 = number of collocation points	None	0
<b>MUNQSO</b>	Relative mobility for NQS modeling	None	1.0

### PSP 103.1 MOSFET Binning Model Equations

Within a PSP 103.1 model, model parameters are adjusted by the effective channel length and width. There are four types of binning geometry adjustments. The formulas for the adjustment use the following symbols:

$PO_x$  = value of the geometry-independent model parameter “x” (e.g., **POVFB**).

$PL_x$  = value of the length dependence parameter “x” (e.g., **PLVFB**).

$PW_x$  = value of the width dependence parameter “x” (e.g., **PWVFB**).

$PWL_x$  = value of the cross dependence parameter “x” (e.g., **PLWVFB**).

$Le$  = effective channel length.

$We$  = effective channel width.

$Len$  = normalized effective channel length.

$Wen$  = normalized effective channel width.

Type I adjustment:

$$\text{Value} = PO_x + PL_x * (Len/Le) + PW_x * (Wen/We) + PLW_x * (Len/Le) * (Wen/We)$$

Type II adjustment:

$$\text{Value} = \text{POx} + \text{PLx} * (\text{Le}/\text{Len}) + \text{PWx} * (\text{We}/\text{Wen}) + \text{PLWx} * (\text{Le}/\text{Len}) * (\text{We}/\text{Wen})$$

Type III adjustment:

$$\text{Value} = \text{POx} + \text{PLx} * (\text{Len}/\text{Le}) + \text{PWx} * (\text{We}/\text{Wen}) + \text{PLWx} * (\text{Len}/\text{Le}) * (\text{We}/\text{Wen})$$

Type IV adjustment (no binning):


$$\text{Value} = \text{POx}$$

The parameters that receive Type I adjustments are VFB, STVFB, NEFF, FACNEFFAC, GFACNUD, DPHIB, DELVTAC, NP, CT, NOV, NOVD, CF, STBET, MUE, CS, XCOR, RS, THESAT, STTHESAT, THESATB, THESATG, AX, ALP, ALP1, ALP2, A1, A3, A4, NFA, NFB, NFC.

The parameters that receive Type II adjustments are IGINV, COX, CGBOV.

The parameters that receive Type III adjustments are BETN, IGOV, IGOVD, AGIDL, AGIDL D, CGOV, CGOVD, CFR, CFRD.

## MOSFET Instance, BSIM-CMG Model (Level 72)



### BSIM-CMG MOSFET Instance Netlist Syntax

The syntax for a LEVEL=72 BSIM-CMG MOSFET instance is:

```
Mxxxx nd ng ns [nb] modelname [ instance_parameters ]
```

*nd* is the drain node, *ng* is the gate node, *ns* is the source node, and *nb* is the internal body node of the MOSFET. *modelname* is the name of a BSIM-CMG MOSFET model defined in a .MODEL

statement elsewhere in the netlist. All instance parameters except NF, DTEMP, DELVTRAND, U0MULT, and IDS0MULT are also model parameters.

**Table 1: Level 72 MOSFET Instance Parameters**

Instance Parameter	Description	Unit	Default
L	Designed gate length	Meter	30e-9
D	Diameter of cylinder (GEOMOD=3)	Meter	40e-9
TFIN	Body (fin) thickness	Meter	15e-9
FPITCH	Fin pitch	Meter	80e-9
NF	Number of fingers (must be >1)	None	1
NFIN	Number of fins per finger (must be >0)	None	1
NGCON	Number of gate contacts (1 or 2)	None	1
ASEO	Source to substrate overlap area through oxide (all fingers)	Meter <sup>2</sup>	0
ADEO	Drain to substrate overlap area through oxide (all fingers)	Meter <sup>2</sup>	0
PSEO	Perimeter of source to substrate overlap area through oxide (all fingers)	Meter	0.0
PDEO	Perimeter of drain to substrate overlap area through oxide (all fingers)	Meter	0.0
ASEJ	Source junction area (all fingers; BULKMOD=1)	Meter <sup>2</sup>	0.0
ADEJ	Drain junction area (all fingers; BULKMOD=1)	Meter <sup>2</sup>	0.0
PSEJ	Source junction perimeter (all fingers; BULKMOD=1)	Meter	0.0
PDEJ	Drain junction perimeter (all fingers; BULKMOD=1)	Meter	0.0
COVS	Constant gate-to-source overlap capacitance (CGEOMOD=1)	Farad	0.0
COVD	Constant gate-to-drain overlap capacitance (CGEOMOD=1)	Farad	0.0
CGSP	Constant gate-to-source fringe capacitance (CGEOMOD=1)	Farad	0.0
CGDP	Constant gate-to-drain fringe capacitance (CGEOMOD=1)	Farad	0.0
CDSP	Constant drain-to-source fringe capacitance	Farad	0.0
NRS	Number of source diffusion squares (RGEOMOD=0)	None	0

<b>NRD</b>	Number of drain diffusion squares (RGEOMOD=0)	None	0
<b>LRSD</b>	Length of the source/drain	Meter	L
<b>Parameters for Variability Modeling</b>			
<b>XL</b>	L offset for channel length due to mask/etch effect	Meter	0
<b>DTEMP</b>	Device temperature shift handle	°K	0.0
<b>DELVTRAND</b>	Threshold voltage shift handle	Volt	0.0
<b>UOMULT</b>	Multiplier to mobility (divides Dmob, Dmobs)	None	1.0
<b>IDS0MULT</b>	Multiplier to source-drain channel current	None	1.0

### Netlist Example

```
M65 netg nets netd netb mosfetmodel72 L=25e-9 NFIN=10
```

## BSIM-CMG MOSFET Model, Level 72

The syntax for a BSIM-CMG Level 72 MOSFET model is:

```
.MODELmodelname NMOS LEVEL=72 VERSION=val [parameter=val] ...
```

or

```
.MODELmodelname PMOS LEVEL=72 VERSION=val [parameter=val] ...
```

*modelname* is the name used by MOSFET instances to refer to this .MODEL statement. The **LEVEL=72** entry selects a BSIM-CMG MOSFET model.

**Table 2: Level 72 MOSFET Control Model Parameters**

Model Parameter	Description	Unit	Default
<b>LEVEL</b>	72 is required to select the BSIM-CMG MOSFET model	None	1 (default if LEVEL parameter is omitted)
<b>VERSION</b>	MOSFET model version selector	None	107
<b>DEVTYPE</b>	NMOS=1, PMOS=0	None	1
<b>BULKMOD</b>	Substrate model selector. 0=multi-gate on SOI substrate, 1=multi-gate on bulk substrate	None	0
<b>COREMOD</b>	Simplified surface potential selector. 0=deactivate, 1=run on (lightly doped or undoped)	None	0



<b>GEOMOD</b>	Structure selector. 1=double gate, 2=quadruple gate, 3=cylindrical gate	None	1
<b>CGEO1SW</b>	1=Enables COVS, COVD, CGSP, and CGDP to be in F per fin, per gate finger, per unit channel width	None	0
<b>RDSMOD</b>	Bias-dependent source/drain extension resistance model selector. 0=internal, 1=external	None	0
<b>ASYMMOD</b>	Asymmetric I-V model selector. 0=turn off (forward mode parameters used), 1=activate	None	0
<b>IGCMOD</b>	Igc, Igs, and Igd model selector. 1=activate, 0=deactivate	None	0
<b>IGBMOD</b>	Igb model selector. 1=activate, 0=turn off	None	0
<b>GIDLMOD</b>	GIDL/GISL current switch. 1=turn on, 0=deactivate	None	1
<b>IIMOD</b>	Impact ionization model switch. 0=off, 1=BSIM4-based, 2=BSIM-SOI-based	None	0
<b>NQSMOD</b>	NQS gate resistor and <i>gi</i> node switch. 1=activate, 0=deactivate, 2=NQS charge deficit model (BSIM4), q-node activated	None	0
<b>SHMOD</b>	Self-heating and T-node switch 0 = No self-heating 1 = Self-heating	None	0
<b>RGATEMOD</b>	Gate electrode resistor and <i>ge</i> node switch. 1=activate, 0=deactivate	None	0
<b>RGEOMOD</b>	Bias-independent parasitic resistance model selector. 1=activate, 0=deactivate	None	0
<b>CGEOMOD</b>	Parasitic capacitance model selector. 1=activate, 0=deactivate	None	0
<b>CAPMOD</b>	Accumulation region capacitance model selector. 0=no accumulation capacitance, 1=accumulation capacitance included	None	0

Table 3: Level 72 MOSFET Process Model Parameters

Model Parameter	Description	Unit	Default
<b>XL</b>	L offset for channel length due to mask/etch effect	Meter	0

<b>LINT</b>	Length reduction parameter (dopant diffusion effect)	Meter	0.0
<b>LL</b>	Length reduction parameter (dopant diffusion effect)	Meter <sup>(LLN+1)</sup>	0.0
<b>LLN</b>	Length reduction parameter (dopant diffusion effect)	None	1.0
<b>DLC</b>	Length reduction parameter for CV (dopant diffusion effect)	Meter	0.0
<b>DLCACC</b>	Length reduction parameter for CV in accumulation region (BULKMOD=1, CAPMOD=1)	Meter	0.0
<b>LLC</b>	Length reduction parameter for CV (dopant diffusion effect)	Meter <sup>(LLN+1)</sup>	0.0
<b>DLBIN</b>	Delta L for binning	Meter	0.0
<b>EOT</b>	SiO2 equivalent gate dielectric thickness (including inversion layer thickness)	Meter	1.0e-9
<b>TOXP</b>	Physical oxide thickness	Meter	1.2e-9
<b>EOTBOX</b>	SiO2 equivalent buried oxide thickness (including substrate depletion)	Meter	140e-9
<b>HFIN</b>	Fin height	Meter	30e-9
<b>FECH</b>	End-channel factor for different orientation/shape. Mobility difference between the side channel and the top channel is handled by this parameter	None	1.0
<b>DELTAW</b>	Reduction in effective width due to shape of fin	Meter	0.0
<b>FECHCV</b>	CV end-channel factor for different orientation/shape.	None	1.0
<b>DELTAWCV</b>	CV reduction in effective width due to shape of fin	Meter	0.0
<b>NBODY</b>	Channel (body) doping concentration	1/Meter <sup>3</sup>	1e22
<b>NBODYN1</b>	NFIN dependence of NBODY	None	0
<b>NBODYN2</b>	NFIN dependence of NBODY	None	1e5
<b>NSD</b>	Source/Drain doping concentration	1/Meter <sup>3</sup>	2.0e26
<b>NGATE</b>	Polysilicon gate doping concentration. Set NGATE=0 for metal gates.	1/Meter <sup>3</sup>	0.0
<b>PHIG</b>	Gate work function	electron-Volt	4.61
<b>PHIGL</b>	Length dependence of gate work function	electron-Volt/Meter	0.0
<b>PHIGN1</b>	NFIN dependence of PHIG	None	0
<b>PHIGN2</b>	NFIN dependence of PHIG	None	1e5

<b>EPSROX</b>	Relative dielectric constant of the gate insulator	None	3.9
<b>EPSRSUB</b>	Relative dielectric constant of the channel material	None	11.9
<b>EASUB</b>	Electron affinity of the substrate material	electron-Volt	4.05
<b>NIOSUB</b>	Intrinsic carrier concentration of channel at 300.15K	1/Meter <sup>3</sup>	1.1e16
<b>BGOSUB</b>	Band gap of the channel material at 300.15K	electron-Volt	1.12
<b>NCOSUB</b>	Conduction band density of states at 300.15K	1/Meter <sup>3</sup>	2.86e25
<b>IMIN</b>	Parameter for voltage clamping for inversion region calculation in accumulation	Ampere/Meter <sup>2</sup>	1e-15

Table 4: Level 72 MOSFET Basic Model Parameters

Model Parameter	Description	Unit	Default
<b>Short Channel Effects</b>			
<b>CIT</b>	Interface trap parameter	Farad/Meter <sup>2</sup>	0.0
<b>CDSC</b>	Coupling capacitance between Source/Drain and channel	Farad/Meter <sup>2</sup>	7e-3
<b>CDSCN1</b>	NFIN dependence of CDSC	None	0
<b>CDSCN2</b>	NFIN dependence of CDSC	None	1e5
<b>CDSCD</b>	Drain bias sensitivity of CDSC	Farad/Meter <sup>2</sup>	7e-3
<b>CDSCDN1</b>	NFIN dependence of CDSCD	None	0
<b>CDSCDN2</b>	NFIN dependence of CDSCD	None	1e5
<b>CDSCDR</b>	Reverse-mode drain bias sensitivity	Farad/Meter <sup>2</sup>	CDSCD
<b>CDSCDRN1</b>	NFIN dependence of CDSCDR	None	CDSCN1
<b>CDSCDRN2</b>	NFIN dependence of CDSCDR	None	CDSCN2
<b>DVT0</b>	SCE coefficient	None	0.0
<b>DVT1</b>	SCE exponent coefficient	None	0.60
<b>DVT1SS</b>	Subthreshold swing exponent coefficient	None	DVT1
<b>PHIN</b>	Nonuniform vertical doping effect on surface potential	Volt	0.05
<b>ETA0</b>	DIBL coefficient	None	0.60
<b>ETA0N1</b>	NFIN dependence of ETA0	None	0
<b>ETA0N2</b>	NFIN dependence of ETA0	None	1.0e5

<b>TETA0</b>	Temperature dependence of ETA0	1/°K	0.0
<b>ETA0R</b>	Reverse-mode DIBL coefficient (experimental)	None	ETA0
<b>TETA0R</b>	Temperature dependence of ETA0R	1/°K	TETA0
<b>DSUB</b>	DIBL exponent coefficient	None	1.06
<b>DVTP0</b>	Coefficient for Drain-Induced Threshold (Vth) Shift (DITS)	None	0
<b>DVTP1</b>	DITS exponent coefficient	None	0
<b>K1RSCE</b>	K1 prefactor for reverse short channel effect	Volt <sup>0.5</sup>	0.0
<b>LPE0</b>	Equivalent length of pocket region at zero bias	Meter	5e-9
<b>DVTSHIFT</b>	Additional Vth shift handle	Volt	0
<b>Lateral Non-uniform Doping Effect (IV-CV Vth Shift)</b>			
<b>K0</b>	Lateral NUD voltage	Volt	0.0
<b>K01</b>	Temperature dependence of K0	Volt/°K	0.0
<b>K0SI</b>	Correction factor for strong inversion used in Mnud calculation	None	1.0
<b>K0SI1</b>	Temperature dependence of K0SI	Volt/°K	0.0
<b>K1SI</b>	Correction factor for strong inversion used in mobility calculation	None	K0SI
<b>K1SI1</b>	Temperature dependence of K1SI	1/°K	K0SI1
<b>Body Effect for MG Devices on Bulk Substrate (e.g., FinFETs on BULK)</b>			
<b>PHIBE</b>	Body-effect voltage parameter	Volt	0.7
<b>K1</b>	Body effect coefficient for sub-threshold region	Volt <sup>0.5</sup>	1.0
<b>K11</b>	Temperature dependence of K1	Volt <sup>0.5</sup> /°K	0.0
<b>K1SAT</b>	Body effect coefficient for saturation region (high Vds)	1/Volt <sup>0.5</sup>	0.0
<b>K1SAT1</b>	Temperature dependence of K1SAT	Volt <sup>-0.5</sup> /°K	0.0
<b>Quantum-Mechanical Effect</b>			
<b>QMFACTOR</b>	Prefactor for QM Vth shift correction	None	0.0
<b>QMTCENIV</b>	Prefactor/switch for QM effective width correction for IV	None	0.0

<b>QMTCENCV</b>	Prefactor/switch for QM effective width and oxide thickness correction for CV	None	0.0
<b>QMTCENCVA</b>	Prefactor/switch for QM effective width and oxide thickness correction for accumulation region CV	None	0.0
<b>AQMTcen</b>	Parameter for geometric dependence of Tcen on R/TFIN/HFIN	None	0.0
<b>BQMTcen</b>	Parameter for geometric dependence of Tcen on R/TFIN/HFIN	None	12.0e-9
<b>ETAQM</b>	Bulk charge coefficient for QM charge centroid Tcen	None	0.54
<b>QM0</b>	Knee-point for Tcen in inversion (charge normalized to Cox)	Volt	1.0e-3
<b>PQM</b>	Slope of normalized Tcen in inversion	None	0.66
<b>QM0ACC</b>	Knee-point for Tcen in accumulation (charge normalized to Cox)	Volt	1.0e-3
<b>PQMACC</b>	Slope of normalized Tcen in accumulation	None	0.66
<b>Velocity Saturation Model</b>			
<b>VSAT</b>	Saturation velocity for the saturation region	Meter/second	85000
<b>VSATN1</b>	NFIN dependence of VSAT	None	0
<b>VSATN2</b>	NFIN dependence of VSAT	None	1e5
<b>AVSAT</b>			0.0
<b>BVSAT</b>			100.0e-9
<b>VSAT1</b>	Saturation velocity for I_on degradation (forward mode)	Meter/second	VSAT
<b>VSAT1N1</b>	NFIN dependence of VSAT1	None	VSATN1
<b>VSAT1N2</b>	NFIN dependence of VSAT1	None	VSATN2
<b>VSAT1R</b>	Saturation velocity for the linear region in reverse mode	Meter/second	VSAT1
<b>VSAT1RN1</b>	NFIN dependence of VSAT1R	None	VSAT1N1
<b>VSAT1RN2</b>	NFIN dependence of VSAT1R	None	VSAT1N2
<b>AVSAT1</b>			AVSAT
<b>BVSAT1</b>			BVSAT
<b>DELTAVSAT</b>	Velocity saturation parameter in the linear region	None	1.0

<b>PSAT</b>	Exponent for field for velocity saturation	None	2.0
<b>APSAT</b>			0.0
<b>BPSAT</b>			1.0
<b>KSATIV</b>	Parameter for long-channel Vdsat	None	1.0
<b>VSATCV</b>	Saturation velocity for the capacitance model	Meter/second	VSAT
<b>AVSATCV</b>			AVSAT
<b>BVSATCV</b>			BVSAT
<b>DELTAVSATCV</b>	Velocity saturation parameter in the linear region for the capacitance model	None	DELTAVSAT
<b>PSATCV</b>	Exponent for field for velocity saturation for the capacitance model	None	PSAT
<b>APSATCV</b>			APSAT
<b>BPSATCV</b>			BPSAT
<b>MEXP</b>	Smoothing function factor for Vdsat	None	4
<b>AMEXP</b>			0.0
<b>BMEXP</b>			1.0
<b>MEXPR</b>			MEXP
<b>AMEXPR</b>			AMEXP
<b>BMEXPR</b>			BMEXP
<b>PTWG</b>	Correction factor for velocity saturation in forward mode	1/Volt <sup>2</sup>	0.0
<b>PTWGR</b>	Correction factor for velocity saturation in reverse mode	1/Volt <sup>2</sup>	PTWG
<b>APTWG</b>			0.0
<b>BPTWG</b>			100.0e-9
<b>AT</b>	Saturation velocity temperature coefficient	1/°K	-1.56e-3
<b>TMEXP</b>	Temperature coefficient for Vdseff smoothing	1/°K	0.0
<b>TMEXPR</b>			TMEXP
<b>PTWGT</b>	PTWG temperature coefficient	1/°K	0.004
<b>Mobility Model</b>			
<b>U0</b>	Low field mobility	Meter <sup>2</sup> /Volt-sec	3e-2

<b>U0N1</b>	NFIN dependence of U0	None	0
<b>U0N2</b>	NFIN dependence of U0	None	1.0e5
<b>CHARGEWF</b>	Average channel charge weighting (sampling) factor, +1=source-side, 0=middle, -1=drain-side	None	0
<b>ETAMOB</b>	Effective field parameter	None	2.0
<b>UP</b>	Mobility L coefficient	$\mu\text{m}^{\text{LPA}}$	0.0
<b>LPA</b>	Mobility L power coefficient	None	1.0
<b>UA</b>	Phonon/surface roughness scattering parameter	$(\text{cm/MV})^{\text{EU}}$	0.3
<b>AUA</b>			0.0
<b>BUA</b>			100.0e-9
<b>UC</b>	Body effect coefficient for mobility (BULKMOD=1)	$(1.0\text{e-}6 * \text{cm/MV}^2)^{\text{EU}}$	0.0
<b>EU</b>	Phonon/surface roughness scattering parameter	cm/MV	2.5
<b>AEU</b>			0.0
<b>BEU</b>			100.0e-9
<b>UD</b>	Coulombic scattering parameter	cm/MV	0.0
<b>AUD</b>			0.0
<b>BUD</b>			50.0e-9
<b>UCS</b>	Coulombic scattering parameter	None	1.0
<b>UTE</b>	Mobility temperature coefficient	None	0.0
<b>UTL</b>	Mobility temperature coefficient	None	-1.5e-3
<b>EMOBT</b>	Temperature coefficient of ETAMOB	None	0.0
<b>UA1</b>	Mobility temperature coefficient for UA	None	1.032e-3
<b>UC1</b>	Mobility temperature coefficient for UC	None	0.056e-9
<b>UD1</b>	Mobility temperature coefficient	None	0.0
<b>UCSTE</b>	Mobility temperature coefficient	None	-4.775e-3
<b>Access Resistance Model</b>			
<b>RDSWMIN</b>	Source/drain extension resistance per unit width at high Vgs (RDSMOD=0)	Ohm- $\mu\text{m}^{\text{WR}}$	0.0
<b>RDSW</b>	Zero-bias source/drain extension resistance per unit width (RDSMOD=0)	Ohm- $\mu\text{m}^{\text{WR}}$	100.0

<b>ARDSW</b>			0.0
<b>BRDSW</b>			100.0e-9
<b>RSWMIN</b>	Source extension resistance per unit width at high Vgs (RDSMOD=1)	Ohm- $\mu\text{m}^{\text{WR}}$	0.0
<b>RSW</b>	Zero-bias source extension resistance per unit width at high Vgs (RDSMOD=1)	Ohm- $\mu\text{m}^{\text{WR}}$	50.0
<b>ARSW</b>			0.0
<b>BRSW</b>			100.0e-9
<b>RDWMIN</b>	Drain extension resistance per unit width at high Vgs (RDSMOD=1)	Ohm- $\mu\text{m}^{\text{WR}}$	0.0
<b>RDW</b>	Zero-bias drain extension resistance per unit width (RDSMOD=1)	Ohm- $\mu\text{m}^{\text{WR}}$	50.0
<b>ARDW</b>			0.0
<b>BRDW</b>			100.0e-9
<b>RSDR</b>	Source side drift resistance parameter in forward mode (RDSMOD=1)	$1/\text{V}^{\text{PRSDR}}$	0.0
<b>RSDRR</b>	Source side drift resistance parameter in reverse mode (RDSMOD=1)	$1/\text{V}^{\text{PRSDR}}$	RSDR
<b>RDDR</b>	Drain side drift resistance parameter in forward mode (RDSMOD=1)	$1/\text{V}^{\text{PRSDR}}$	0.0
<b>RDDRR</b>	Drain side drift resistance parameter in reverse mode (RDSMOD=1)	$1/\text{V}^{\text{PRSDR}}$	RDDR
<b>PRSDR</b>	Drain side drift resistance parameter in forward mode (RDSMOD=1)	None	1.0
<b>PRDDR</b>	Drain side drift resistance parameter in reverse mode (RDSMOD=1)	None	PRSDR
<b>PRWGS</b>	Gate-bias dependence of source extension resistance	1/Volt	0.0
<b>PRWGD</b>	Gate-bias dependence of drain extension resistance	1/Volt	PRWGS
<b>WR</b>	W dependence parameter of source/drain extension resistance	None	1.0
<b>PRT</b>	Series resistance temperature coefficient	$1/^\circ\text{K}$	0.001
<b>TRSDR</b>	Source side drift resistance temperature coefficient	$1/^\circ\text{K}$	0.0
<b>TRDDR</b>	Drain side drift resistance temperature	$1/^\circ\text{K}$	TRSDR



	coefficient		
<b>DIBL Model</b>			
<b>PDIBL1</b>	Parameter for DIBL effect on Rout in forward mode	None	0.0
<b>PDIBL1R</b>	Parameter for DIBL effect on Rout in reverse mode	None	PDIBL1
<b>PDIBL2</b>	Parameter for DIBL effect on Rout	None	2e-4
<b>DROUT</b>	L dependence of DIBL effect on Rout	None	1.06
<b>PVAG</b>	Vgs dependence on early voltage	None	1.0
<b>Channel Length Modulation</b>			
<b>PCLM</b>	Channel length modulation (CLM) parameter	None	0.013
<b>APCLM</b>			0.0
<b>BPCLM</b>			100.0e-9
<b>PCLMG</b>	Gate-bias dependence parameter for CLM	None	0.0
<b>PCLMCV</b>	CLM parameter for short channel CV	None	PCLM
<b>Non-saturation Effect</b>			
<b>A1</b>	Non-saturation effect parameter in strong inversion region	Volt <sup>2</sup>	0.0
<b>A11</b>	Temperature dependence of A1	Volt <sup>2</sup> /°K	0.0
<b>A2</b>	Non-saturation effect parameter in moderate inversion region	1/Volt	0.0
<b>A21</b>	Temperature dependence of A2	Volt <sup>-1</sup> /°K	0.0
<b>Gate Electrode Resistance</b>			
<b>RGEXT</b>	Effective gate electrode external resistance (Experimental)	Ohm	0.0
<b>RGFIN</b>	Effective gate electrode resistance per fin per finger	Ohm	1.0e-3
<b>Geometry-dependent Source/Drain Resistance (RGEOMOD=0)</b>			
<b>RSHS</b>	Source-side sheet resistance	Ohm	0.0
<b>RSHD</b>	Drain-side sheet resistance	Ohm	RSHS
<b>Gate Current</b>			
<b>TOXREF</b>	Nominal gate oxide thickness for gate tunneling current	Meter	1.2e-9

<b>TOXG</b>	Oxide thickness for gate current model	Meter	TOXP
<b>NTOX</b>	Exponent for gate oxide ratio	None	1.0
<b>POXEDGE</b>	Factor for the gate edge Tox	None	1.0
<b>AIGBINV</b>	Parameter for Igb in inversion	$(F_s^2/g)^{0.5}/\text{Meter}$	1.11e-2
<b>AIGBINV1</b>	Parameter for Igb in inversion	$(F_s^2/g)^{0.5}/\text{Meter-K}$	0.0
<b>BIGBINV</b>	Parameter for Igb in inversion	$(F_s^2/g)^{0.5}/\text{Meter}$	9.49e-4
<b>CIGBINV</b>	Parameter for Igb in inversion	1/Volt	6.00e-3
<b>EIGBINV</b>	Parameter for Igb in inversion	Volt	1.1
<b>NIGBINV</b>	Parameter for Igb in inversion	None	3.0
<b>AIGBACC</b>	Parameter for Igb in accumulation	$(F_s^2/g)^{0.5}/\text{Meter}$	1.36e-2
<b>AIGBACC1</b>	Parameter for Igb in accumulation	$(F_s^2/g)^{0.5}/\text{Meter-K}$	0.0
<b>BIGBACC</b>	Parameter for Igb in accumulation	$(F_s^2/g)^{0.5}/\text{Meter}$	1.71e-3
<b>CIGBACC</b>	Parameter for Igb in accumulation	1/Volt	7.5e-2
<b>NIGBACC</b>	Parameter for Igb in accumulation	None	1.0
<b>AIGC</b>	Parameter for Igc in inversion	$(F_s^2/g)^{0.5}/\text{Meter}$	1.36e-2
<b>AIGC1</b>	Parameter for Igc in inversion	$(F_s^2/g)^{0.5}/\text{Meter-K}$	0
<b>BIGC</b>	Parameter for Igc in inversion	$(F_s^2/g)^{0.5}/\text{Meter}$	1.71e-3
<b>CIGC</b>	Parameter for Igc in inversion	1/Volt	0.075
<b>PIGCD</b>	Vds dependence of Igcs and Igcd	None	1.0
<b>DLCIGS</b>	Delta L for Igs model	Meter	0.0
<b>AIGS</b>	Parameter for Igs in inversion	$(F_s^2/g)^{0.5}/\text{Meter}$	1.36e-2
<b>AIGS1</b>	Parameter for Igs in inversion	$(F_s^2/g)^{0.5}/\text{Meter-K}$	0
<b>BIGS</b>	Parameter for Igs in inversion	$(F_s^2/g)^{0.5}/\text{Meter}$	1.71e-3

<b>CIGS</b>	Parameter for Igs in inversion	1/Volt	0.075
<b>DLCIGD</b>	Delta L for Igd model	Meter	DLCIGS
<b>AIGD</b>	Parameter for Igd in inversion	$(F_s^2/g)^{0.5}/\text{Meter}$	AIGS
<b>AIGD1</b>	Parameter for Igd in inversion	$(F_s^2/g)^{0.5}/\text{Meter-K}$	AIGS1
<b>BIGD</b>	Parameter for Igd in inversion	$(F_s^2/g)^{0.5}/\text{Meter}$	BIGS
<b>CIGD</b>	Parameter for Igd in inversion	1/Volt	CIGS
<b>GIDL/GISL Current</b>			
<b>AGISL</b>	Pre-exponential coefficient for GISL	Mho	60.55e-12
<b>BGISL</b>	Exponential coefficient for GISL	Volt/Meter	0.3e9
<b>CGISL</b>	Parameter for body-bias effect of GISL	Volt <sup>3</sup>	0.5
<b>EGISL</b>	Band bending parameter for GISL	V	0.2
<b>PGISL</b>	Exponent of electric field for GISL	None	1.0
<b>AGIDL</b>	Pre-exponential coefficient for GIDL	Mho	AGISL
<b>BGIDL</b>	Exponential coefficient for GIDL	Volt/Meter	BGISL
<b>CGIDL</b>	Parameter for body-bias effect of GIDL	Volt <sup>3</sup>	CGISL
<b>EGIDL</b>	Band bending parameter for GIDL	V	EGISL
<b>PGIDL</b>	Exponent of electric field for GIDL	None	PGISL
<b>Impact Ionization Current (IIMOD=1)</b>			
<b>ALPHA0</b>	First parameter of Iii	Meter/Volt	0.0
<b>ALPHA01</b>	Temperature dependence of ALPHA0	Meter/Volt/°K	0.0
<b>ALPHA1</b>	L scaling parameter of Iii	1/Volt	0.0
<b>ALPHA11</b>	Temperature dependence of ALPHA1	1/Volt/°K	0.0
<b>BETA0</b>	Vds dependent parameter of Iii	1/Volt	0.0
<b>Impact Ionization Current (IIMOD=2)</b>			
<b>ALPHAI0</b>	First parameter of Iii	Meter/Volt	0.0
<b>ALPHAI01</b>	Temperature dependence of ALPHAI0	Meter/Volt/°K	0.0
<b>ALPHAI1</b>	L scaling parameter of Iii	1/Volt	0.0
<b>ALPHAI11</b>	Temperature dependence of ALPHAI1	1/Volt/°K	0.0
<b>BETAI0</b>	Vds dependence parameter of Iii	1/Volt	0.0

<b>BETAII1</b>	Vds dependence parameter of Iii	1/Volt	0.0
<b>BETAII2</b>	Vds dependence parameter of Iii	1/Volt	0.1
<b>ESATII</b>	Saturation channel E-field for Iii	Volt/Meter	1.0e7
<b>LII</b>	Channel length dependent parameter of Iii	Volt-Meter	0.5e-9
<b>SIIO</b>	Vgs dependent parameter of Iii	1/Volt	0.5
<b>SI11</b>	Vgs dependent parameter of Iii	None	0.1
<b>SI12</b>	Vgs dependent parameter of Iii	Volt	0.0
<b>SIID</b>	Vds dependent parameter of Iii	Volt	0.0
<b>Accumulation Capacitance (CAPMOD=1)</b>			
<b>EOTACC</b>	SiO2 equivalent gate dielectric thickness for accumulation region	Meter	EOT
<b>DELVFBACC</b>	Additional Vfb shift required for accumulation region	Volt	0.0
<b>Fringe Capacitance (CGEOMOD=0)</b>			
<b>CFS</b>	Source-side outer fringe capacitance	Farad/Meter	2.5e-11
<b>CFD</b>	Drain-side outer fringe capacitance	Farad/Meter	CFS
<b>Overlap Capacitance (CGEOMOD=0, 2)</b>			
<b>CGSO</b>	Non-LDD region source-gate overlap capacitance per unit channel width	Farad/Meter	0.0
<b>CGDO</b>	Non-LDD region drain-gate overlap capacitance per unit channel width	Farad/Meter	CGSO
<b>CGSL</b>	Overlap capacitance between gate and lightly-doped source region	Farad/Meter	0
<b>CGDL</b>	Overlap capacitance between gate and lightly-doped drain region	Farad/Meter	CGSL
<b>CKAPPAS</b>	Coefficient of bias-dependent overlap capacitance for the source side	Volt	0.6
<b>CKAPPAD</b>	Coefficient of bias-dependent overlap capacitance for the drain side	Volt	CKAPPAS
<b>CGBO</b>	Gate-substrate overlap capacitance per unit channel length per finger per gate contact (NGCON)	Farad/Meter	0
<b>CGBN</b>	Gate-substrate overlap capacitance per unit channel length per fin per finger	Farad/Meter	0
<b>CGBL</b>	Bias-dependent component of gate-to-		0.0

	substrate overlap capacitance per unit channel length per fin per finger		
<b>CKAPPAB</b>		Volt	0.6
<b>Source/Drain to Substrate Sidewall Capacitance</b>			
<b>CSDESW</b>	Source/drain sidewall fringing capacitance per unit length	Farad/Meter	0
<b>Junction Current and Capacitance</b>			
<b>Junction Capacitance</b>			
<b>CJS</b>	Unit area source-side junction capacitance at zero bias	Farad/Meter <sup>2</sup>	5.0e-4
<b>CJD</b>	Unit area drain-side junction capacitance at zero bias	Farad/Meter <sup>2</sup>	CJS
<b>CJSWS</b>	Unit length sidewall junction capacitance at zero bias (source-side)	Farad/Meter	5.0e-10
<b>CJSWD</b>	Unit area sidewall junction capacitance at zero bias (drain-side)	Farad/Meter	CJSWS
<b>CJSWGS</b>	Unit length gate sidewall junction capacitance at zero bias (source-side)	Farad/Meter	0.0
<b>CJSWGD</b>	Unit area gate sidewall junction capacitance at zero bias (drain-side)	Farad/Meter	CJSWGS
<b>PBS</b>	Bottom junction built-in potential (source-side)	Volt	1.0
<b>PBD</b>	Bottom junction built-in potential (drain-side)	Volt	PBS
<b>PBSWS</b>	Isolation edge sidewall junction built-in potential (source-side)	Volt	1.0
<b>PBSWD</b>	Isolation edge sidewall junction built-in potential (drain-side)	Volt	PBSWS
<b>PBSWGS</b>	Gate edge sidewall junction built-in potential (source-side)	Volt	PBSWS
<b>PBSWGD</b>	Gate edge sidewall junction built-in potential (drain-side)	Volt	PBSWGS
<b>MJS</b>	Source bottom junction capacitance grading coefficient	None	0.5
<b>MJD</b>	Drain bottom junction capacitance grading coefficient	None	MJS
<b>MJSWS</b>	Isolation edge sidewall junction	None	0.5

	capacitance grading coefficient (source-side)		
<b>MJSWD</b>	Isolation edge sidewall junction capacitance grading coefficient (drain-side)	None	MJSWS
<b>MJSWGS</b>	Gate edge sidewall junction capacitance grading coefficient (source-side)	None	MJSWS
<b>MJSWGD</b>	Gate edge sidewall junction capacitance grading coefficient (drain-side)	None	MJSWGS
<b>Second Junction for the Two-step Junction Capacitance</b>			
<b>SJS</b>	Constant for source-side two-step second junction capacitance	None	0.0
<b>SJD</b>	Constant for drain-side two-step second junction capacitance	None	SJS
<b>SJSWS</b>	Constant for sidewall two-step second junction capacitance (source-side)	None	0.0
<b>SJSWD</b>	Constant for sidewall two-step second junction capacitance (drain-side)	None	SJSWS
<b>SJSWGS</b>	Constant for gate sidewall two-step second junction capacitance (source-side)	None	0.0
<b>SJSWGD</b>	Constant for gate sidewall two-step second junction capacitance (drain-side)	None	SJSWS
<b>MJS2</b>	Source bottom two-step second junction capacitance grading coefficient	None	0.125
<b>MJD2</b>	Drain bottom two-step second junction capacitance grading coefficient	None	MJS2
<b>MJSWS2</b>	Isolation edge sidewall two-step second junction capacitance grading coefficient (source side)	None	0.125
<b>MJSWD2</b>	Isolation edge sidewall two-step second junction capacitance grading coefficient	None	MJSWS2
<b>MJSWGS2</b>	Gate edge sidewall two-step second junction capacitance grading coefficient (source side)	None	MJSWS2
<b>MJSWGD2</b>	Gate edge sidewall two-step second junction capacitance grading coefficient	None	MJSWGS2
<b>Junction Current</b>			
<b>JSS</b>	Bottom source junction reverse saturation current density	Ampere/Meter <sup>2</sup>	1.0e-4

<b>JSD</b>	Bottom drain junction reverse saturation current density	Ampere/Meter <sup>2</sup>	JSS
<b>JSWS</b>	Unit length reverse saturation current for isolation-edge source sidewall junction	Ampere/Meter	0.0
<b>JSWD</b>	Unit length reverse saturation current for isolation-edge drain sidewall junction	Ampere/Meter	JSWS
<b>JSWGS</b>	Unit length reverse saturation current for gate-edge source sidewall junction	Ampere/Meter	0.0
<b>JSWGD</b>	Unit length reverse saturation current for gate-edge drain sidewall junction	Ampere/Meter	JSWGS
<b>NJS</b>	Source junction emission coefficient	None	1.0
<b>NJD</b>	Drain junction emission coefficient	None	NJS
<b>IJTHSFWD</b>	Forward source diode breakdown limiting current	Ampere	0.1
<b>IJTHDFWD</b>	Forward drain diode breakdown limiting current	Ampere	IJTHSFWD
<b>IJTHSREV</b>	Reverse source diode breakdown limiting current	Ampere	0.1
<b>IJTHDREV</b>	Reverse drain diode breakdown limiting current	Ampere	IJTHSREV
<b>BVS</b>	Source diode breakdown voltage	Volt	10.0
<b>BVD</b>	Drain diode breakdown voltage	Volt	BVS
<b>XJBVS</b>	Fitting parameter for source diode breakdown current	None	1.0
<b>XJBVD</b>	Fitting parameter for drain diode breakdown current	None	XJBVS
<b>Tunneling Component of Junction Current</b>			
<b>JTSS</b>	Bottom source junction trap-assisted saturation current density	Ampere/Meter <sup>2</sup>	0.0
<b>JTSD</b>	Bottom drain junction trap-assisted saturation current density	Ampere/Meter <sup>2</sup>	JTSS
<b>JTSSWS</b>	Unit length trap-assisted saturation current for isolation-edge source sidewall junction	Ampere/Meter	0.0
<b>JTSSWD</b>	Unit length trap-assisted saturation current for isolation-edge drain sidewall junction	Ampere/Meter	JTSSWS
<b>JTSSWGS</b>	Unit length trap-assisted saturation current	Ampere/Meter	0.0

	for gate-edge source sidewall junction		
<b>JTSSWGD</b>	Unit length trap-assisted saturation current for gate-edge drain sidewall junction	Ampere/Meter	JTSSWGS
<b>JTWEFF</b>	Trap-assisted tunneling current width dependence	Meter	0.0
<b>NJTS</b>	Non-ideality factor for JTSS	None	20.0
<b>NJTSD</b>	Non-ideality factor for JTSD	None	NJTS
<b>NJTSSW</b>	Non-ideality factor for JTSSWS	None	20.0
<b>NJTSSWD</b>	Non-ideality factor for JTSSWD	None	NJTSSW
<b>NJTSSWG</b>	Non-ideality factor for JTSSWGS	None	20.0
<b>NJTSSWGD</b>	Non-ideality factor for JTSSWGD	None	NJTSSWG
<b>VTSS</b>	Bottom source junction trap-assisted current voltage dependent parameter	Volt	10
<b>VTSD</b>	Bottom drain junction trap-assisted current voltage dependent parameter	Volt	VTSS
<b>VTSSWS</b>	Unit length trap-assisted current voltage dependent parameter for sidewall source junction	Volt	10
<b>VTSSWD</b>	Unit length trap-assisted current voltage dependent parameter for sidewall drain junction	Volt	VTSSWS
<b>VTSSWGS</b>	Unit length trap-assisted current voltage dependent parameter for gate-edge sidewall source junction	Volt	10
<b>VTSSWGD</b>	Unit length trap-assisted current voltage dependent parameter for gate-edge sidewall drain junction	Volt	VTSSWGS
<b>Recombination-Regeneration Current</b>			
<b>LINTIGEN</b>	Lint offset for thermal generation (R/G) current	Meter	0.0
<b>NTGEN</b>	Parameter for R/G current (Experimental)	None	1.0
<b>AIGEN</b>	Parameter for R/G current (Experimental)	1/Meter <sup>3</sup> -Volt	0.0
<b>BIGEN</b>	Parameter for R/G current (Experimental)	1/Meter <sup>3</sup> -Volt <sup>3</sup>	0.0
<b>NQS Gate Resistance Model and NQS Charge Deficit Model (For NQSMOD=1, set XRCRG1=0 to deactivate NQS gate resistance)</b>			
<b>XRCRG1</b>	Parameter for non-quasi-static gate	None	12.0



	resistance (NQSMOD=1, 2)		
<b>XRCRG2</b>	Parameter for non-quasi-static gate resistance (NQSMOD=1, 2)	None	1.0
<b>NQS Charge Segmentation Model</b>			
<b>NSEG</b>	Number of channel segments for NQSMOD=3	None	4
<b>Flicker Noise</b>			
<b>EF</b>	Flicker noise frequency exponent	None	1.0
<b>LINTNOI</b>	Lint offset for flicker noise calculation	Meter	0.0
<b>EM</b>	Flicker noise parameter	Volt/Meter	4.1e7
<b>NOIA</b>	Flicker noise parameter	$eV^{-1}s^{1-EF}m^{-3}$	6.250e39
<b>NOIB</b>	Flicker noise parameter	$eV^{-1}s^{1-EF}m^{-3}$	3.125e24
<b>NOIC</b>	Flicker noise parameter	$eV^{-1}s^{1-EF}m^{-3}$	8.750e7
<b>Thermal Noise</b>			
<b>NTNOI</b>	Thermal noise parameter	None	1.0

Table 5: Level 72 MOSFET Parameters for Geometry-Dependent Parasitics

Model Parameter	Description	Unit	Default
<b>Geometry-dependent Source/Drain Resistance for Variability Modeling (RGEOMOD=1 and CGEOMOD=2)</b>			
<b>HEPI</b>	Height of the raised source/drain on top of the fin	Meter	10e-9
<b>TSILI</b>	Thickness of the silicide on top of the raised source/drain	Meter	10e-9
<b>RHOC</b>	Contact resistivity at the silicon/silicide interface	Ohm-Meter <sup>2</sup>	1.0e-12
<b>RHORSD</b>	Average resistivity of silicon in the raised source/drain region	Ohm-Meter	1.0
<b>CRATIO</b>	Ratio of the corner area filled with silicon to the total corner area	None	0.5
<b>DELTA PRSD</b>	Change in silicon/silicide interface length due to non-rectangular epi	Meter	0.0
<b>SDTERM</b>	Indicates that the source and drain are terminated with silicide	None	0

<b>LSP</b>	Thickness of gate sidewall spacer	Meter	0.2(L+XL)
<b>EPSRSP</b>	Relative dielectric constant of the gate sidewall spacer material	None	3.9
<b>TGATE</b>	Gate height on top of the hard mask	Meter	30e-9
<b>TMASK</b>	Height of the hard mask on top of the fin	Meter	30e-9
<b>ASILIEND</b>	Extra silicide cross-sectional area at the two ends of the FinFET	Meter <sup>2</sup>	0.0
<b>ARSDEND</b>	Extra raised source/drain cross-sectional area at the two ends of the FinFET	Meter <sup>2</sup>	0.0
<b>PRSDEND</b>	Extra silicon/silicide interface parameter at the two ends of the FinFET	Meter	0.0
<b>NSDE</b>	Active doping concentration at the channel edge	1/Meter <sup>3</sup>	2e25
<b>RGEOA</b>	Fitting parameter for RGEOMOD=1	None	1.0
<b>RGEOB</b>	Fitting parameter for RGEOMOD=1	1/Meter	0.0
<b>RGEOC</b>	Fitting parameter for RGEOMOD=1	1/Meter	0.0
<b>RGEOD</b>	Fitting parameter for RGEOMOD=1	1/Meter	0.0
<b>RGEOE</b>	Fitting parameter for RGEOMOD=1	1/Meter	0.0
<b>CGEOA</b>	Fitting parameter for CGEOMOD=2	None	1.0
<b>CGEOB</b>	Fitting parameter for CGEOMOD=2	1/Meter	0.0
<b>CGEOC</b>	Fitting parameter for CGEOMOD=2	1/Meter	0.0
<b>CGEOD</b>	Fitting parameter for CGEOMOD=2	1/Meter	0.0
<b>CGEOE</b>	Fitting parameter for CGEOMOD=2	None	1.0

**Table 6: Level 72 MOSFET Temperature Dependence and Self-Heating Parameters**

<b>Model Parameter</b>	<b>Description</b>	<b>Unit</b>	<b>Default</b>
<b>TNOM</b>	Temperature at which parameters are extracted	°C	27
<b>TBGASUB</b>	Bandgap temperature coefficient	eV/°K	7.02e-4
<b>TBGBSUB</b>	Bandgap temperature coefficient	°K	1108.0
<b>KT1</b>	Temperature coefficient for the threshold voltage	Volt	0.0
<b>KT1L</b>	Channel length dependence of the temperature coefficient for the threshold voltage	Volt-Meter	0.0

<b>TSS</b>	Subthreshold swing temperature coefficient	1/°K	0.0
<b>IIT</b>	Impact ionization temperature coefficient (IIMOD=1)	None	-0.5
<b>TII</b>	Impact ionization temperature coefficient (IIMOD=2)	None	0.0
<b>TGIDL</b>	GISL/GIDL temperature coefficient	1/°K	-0.003
<b>IGT</b>	Gate current temperature coefficient	None	2.5
<b>TCJ</b>	Temperature coefficient for CJS/CJD	1/°K	0.0
<b>TCJSW</b>	Temperature coefficient for CJSWS/CJSWD	1/°K	0.0
<b>TCJSWG</b>	Temperature coefficient for CJSWGS/CJSWGD	1/°K	0.0
<b>TPB</b>	Temperature coefficient for PBS/PBD	1/°K	0.0
<b>TPBSW</b>	Temperature coefficient for PBSWS/PBSWD	1/°K	0.0
<b>TPBSWG</b>	Temperature coefficient for PBSWGS/PBSWGD	1/°K	0.0
<b>XTIS</b>	Source junction current temperature exponent	None	3.0
<b>XTID</b>	Drain junction current temperature exponent	None	XTIS
<b>XTSS</b>	Power dependence of JTSS on temperature	None	0.02
<b>XTSD</b>	Power dependence of JTSD on temperature	None	XTSS
<b>XTSSWS</b>	Power dependence of JTSSWS on temperature	None	0.02
<b>XTSSWD</b>	Power dependence of JTSSWD on temperature	None	XTSSWS
<b>XTSSWGS</b>	Power dependence of JTSSWGS on temperature	None	0.02
<b>XTSSWGD</b>	Power dependence of JTSSWGD on temperature	None	XTSSWGS
<b>TNJTS</b>	Temperature coefficient for NJTS	None	0.0
<b>TNJTSD</b>	Temperature coefficient for NJTSD	None	TNJTS
<b>TNJTSSW</b>	Temperature coefficient for NJTSSW	None	0.0
<b>TNJTSSWD</b>	Temperature coefficient for NJTSSWD	None	TNJTSSW
<b>TNJTSSWG</b>	Temperature coefficient for NJTSSWG	None	0.0
<b>TNJTSSWGD</b>	Temperature coefficient for NJTSSWGD	None	TNJTSSWG
<b>Self-Heating</b>			
<b>RTH0</b>	Thermal resistance for self-heating calculation	Ohm-Meter-°K/W	0.01
<b>CTH0</b>	Thermal capacitance for self-heating calculation	W-s/Meter/°K	1.0e-5

<b>WTH0</b>	Width-dependent coefficient for self-heating calculation	Meter	0.0
-------------	--	-------	-----

**Table 7: Level 57 MOSFET Binning Model Parameters**

Model Parameter	Description	Unit	Default
<b>LMIN</b>	Minimum channel length	Meter	None
<b>LMAX</b>	Maximum channel length	Meter	None
<b>NFINMIN</b>	Minimum number of fingers	None	None
<b>NFINMAX</b>	Maximum number of fingers	None	None

### Notes on BSIM-CMG Binning Adjustment

Binning is a way to extend a single device architecture by providing systematic variations on the device parameters. The philosophy is that when you vary the channel geometry, other parameters also change, in ways that can be completely characterized by the device manufacturer. The manufacturer or foundry provides a “design kit” that contains a set of .MODEL statements specifying the parameter settings for the different geometries. The design kit with the .MODEL statements can be included in the Nexxim design as a subcircuit.

1. A binning model is identified by giving the model name in the .MODEL statement the form *modelname.n*, where the entry *n* after the decimal point can be an integer or any other unique identifier. The MOSFET instance definition refers to the *modelname* without any extension. The netlist can contain any number of different binning models with the same base *modelname*. For example, three binning models could be named NMOSBSIM-CMG.1 NMOSBSIM-CMG.2, and NMOSBSIM-CMG.3. The instance statement reference is NMOSBSIM-CMG.

Each of the available binning models corresponds to a range of channel lengths (parameter **L**) and numbers of fingers (**NFIN**). The range is specified with the **LMIN**, **LMAX**, **NFINMIN**, and **NFINMAX** model parameters. The ranges must not overlap.

Each binning model specifies values for the model parameters that are related to the channel geometry variations.

2. The MOSFET instance statement must contain values for instance parameters **L** and **NFIN**. The **L** and **NFIN** parameters can be specified with variables so a sweep of binning models can be performed.
3. The simulator finds the binning model to which the following conditions BOTH apply:
  - The **LMIN** and **LMAX** model parameter range includes the value of instance parameter **L**.
  - The **NFINMIN** and **NFINMAX** model parameter range includes the value of instance parameter **NFIN**.

If none of the available binning models matches the **L** and **NFIN** instance parameters, simulation does not proceed.

- The value of each binned model parameter (such as **VSAT**) is adjusted using the model parameter **DLBIN** and one or more dependency parameters:

A length-dependent term adds **L** to the parameter name (**LVSAT**).

A number-of-fingers-dependent term adds **N** to the parameter name (**NVSAT**).

A term that depends on the product **L \*NFIN** adds **P** to the parameter name (**PVSAT**).

- The formula for the adjustment uses the following symbols:

*val* = value of the model parameter, for example **VSAT**.

*Lval* = value of the length dependence parameter (e.g., **LVSAT**).

*Nval* = value of the number-of-fins dependence parameter (e.g., **NVSAT**).

*Pval* = value of the cross dependence parameter (e.g., **PVSAT**).

*L<sub>eff</sub>* = effective channel length (calculated from **L** using scale factors and other adjustments).

*VAL* =adjusted value.

$$VAL = \frac{10^{-6}}{L_{eff} + DLBIN} \cdot Lval + \frac{1.0}{NFIN} \cdot Nval + \frac{10^{-6}}{NFIN(L_{eff} + DLBIN)} \cdot Pval$$

Here is a table of the binnable parameters.

**Table 8: Level 72 MOSFET Binnable Parameters**


CIT	CDSC	CDSCD	CDSCDR	DVT0	DVT1
DVT1SS	PHIN	ETA0	DSUB	K1RSCE	LPE0
K0	K0SI	K1SI	DVTSHIFT	PHIBE	K1
K1SAT	QMFACTOR	QMTCENIV	QMTCENCV	QMTCENCVA	VSAT
VSAT1	VSAT1R	DELTAVSAT	PSAT	KSATIV	VSATCV
DELTAVSATCV	PSATCV	MEXP	PTWG	PTWGR	A1
A2	U0	ETAMOB	UP	UA	UC

EU	UD	UCS	PCLM	PCLMG	RDSW
RSW	RDW	PRWGS	PRWGD	PDIBL1	PDIBL1R
PDIBL2	DROUT	PVAG	NTOX	AIGBINV	BIGBINV
CIGBINV	EIGBINV	NIGBINV	AIGBACC	BIGBACC	CIGBACC
WR	NIGBACC	AIGC	BIGC	CIGC	
PIGCD	AIGS	BIGS	CIGS	AIGD	BIGD
CIGD	POXEDGE	AGIDL	BGIDL	CGIDL	EGIDL
PGIDL	AGISL	BGISL	CGISL	EGISL	PGISL
ALPHA0	ALPHA1	ALPHAI0	ALPHAI1	BETA0	BETAI0
BETAI1	BETAI2	ESATII	LII	SII0	SII1
SII2	SIID	PCLMCV	CFS	CFD	CGSL
CGDL	CKAPPAS	CKAPPAD	NTGEN	AIGEN	BIGEN
XRCRG1	XRCRG2	KT1	TSS	UTE	UTL
EMOBT	UA1	UC1	UD1	UCSTE	AT
A11	A21	K01	K0SI1	K11	K1SI1
K1SAT1	PTWGT	PRT	IIT	TII	TGIDL
IGT	AIGBINV1	AIGBACC1	AIGC1	AIGS1	AIGD1
NBODY	PHIG	NGATE	ETA0R	DVTB	LPEB
MEXPR	COVS	COVD	CGBL	CKAPPAB	STTHETASAT

### BSIM-CMG MOSFET Model Netlist Example

```
.MODEL moscmg1 NMOS LEVEL=72
```

## MOSFET Instance, HiSIM HV (Level 73)



### HiSIM HV FET Instance Netlist Syntax

The syntax for a Level 73 HiSIM HVFET instance is:

```
Mxxxx nd ng ns [nb] [nsub] [nth] modelname
```

```
[instance_parameter=val]
```

*nd* is the drain node, *ng* is the gate node, *ns* is the source node, *nb* is the bulk node, *nsub* is the substrate node, and *nth* is the thermal node of the MOSFET. For the 5-pin instances, node *n5* is *nth* when **COSUBNODE** =0 and *nsub* when **COSUBNODE** =1.

*modelname* is the name of a Level 73 FET model defined in a .MODEL statement elsewhere in the netlist.

Table 1: HiSIM HVMOS Instance Parameters

Instance Parameter	Description	Unit	Default
<b>L</b>	Channel length	Meter	2.0e-6
<b>W</b>	Channel width	Meter	5.0e-6

<b>AD</b>	Drain area	Meter <sup>2</sup>	0.0
<b>AS</b>	Source area	Meter <sup>2</sup>	0.0
<b>PD</b>	Drain perimeter	Meter	0.0
<b>PS</b>	Source perimeter	Meter	0.0
<b>NRD</b>	Number of squares for drain	Square	1.0
<b>NRS</b>	Number of squares for source	Square	1.0
<b>XGL</b>	Offset of gate length	Meter	0.0
<b>XGW</b>	Distance from gate contact to channel edge	Meter	0.0
<b>NF</b>	Number of gate fingers	None	1.0
<b>NGCON</b>	Number of gate contacts	None	1.0
<b>M</b>	Multiplier for multiple parallel transistors	None	1.0
<b>RBDB</b>	Substrate resistance network	Ohm	50.0
<b>RBPB</b>	Substrate resistance network	Ohm	50.0
<b>RBPD</b>	Substrate resistance network	Ohm	50.0
<b>RBPS</b>	Substrate resistance network	Ohm	50.0
<b>RBSB</b>	Substrate resistance network	Ohm	50.0
<b>SA</b>	Length of diffusion between gate and STI	Meter	0.0
<b>SB</b>	Length of diffusion between gate and STI	Meter	0.0
<b>SD</b>	Length of diffusion between gate and gate	Meter	0.0
<b>DTEMP</b>	Difference between device and circuit temperatures	°C	0.0
<b>NSUBCDFM</b>	Substrate impurity concentration	1/cm <sup>3</sup>	None
<b>SUBLD1</b>	Parameter for impact-ionization current in the drift region	None	0.0
<b>SUBLD2</b>	Parameter for impact-ionization current in the drift region	None	0.0
<b>LDRIFT1</b>	Parameter for drift region length #1	None	1e-6
<b>LDRIFT2</b>	Parameter for drift region length #2	None	1e-6
<b>LDRIFT1S</b>	Parameter for drift region length #1 on the source side	None	None
<b>LDRIFT2S</b>	Parameter for drift region length #2 on the source side	None	None
<b>LOVERLD</b>	Overlap length on the drain side	Meter	1e-6



<b>LOVER</b>	Overlap length at source side for LOVERS	Meter	None
<b>LOVERS</b>	Overlap length on source side	Meter	None
<b>COSELFHEAT</b>	Calculation of self heating model	None	0
<b>COSUBNODE</b>	Node n5=nth (0) or n5=nsub(1)	None	0
<b>NPEXT</b>	Maximum concentration of pocket tail	cm <sup>-3</sup>	5e17
<b>FALPH</b>	Parameter for 1/f noise	None	1.0
<b>RD</b>	Drain contact resistance	Ohm	0.0
<b>RS</b>	Source contact resistance	Ohm	0.0
<b>RD22</b>	Vbs dependence of RD for CORSRD=2,3	Ohm- m/V <sup>RD22D+1</sup>	0
<b>RD23</b>	Modification of RD for CORSRD=2,3	Ohm-m/V <sup>RD21</sup>	5e-3
<b>RD24</b>	Vgs dependence of RD for CORSRD=2,3	Ohm- m/V <sup>RD21+1</sup>	0.0
<b>RDVG11</b>	Vgs dependence of RD for CORSRD=1,3	None	0.0
<b>RDICT1</b>	LDRIFT1 dependence of resistance for CORSRD=1,3	None	1.0
<b>RDOV13</b>	Alternative LOVER dependence model for CORSRD	None	1.0
<b>RDSLP1</b>	LDRIFT1 dependence of resistance for CORSRD=1,3	None	0.0
<b>RDVB</b>	Vbs dependence of RD for CORSRD=1,3	1/V	0.0
<b>RDVD</b>	Vds dependence of RD for CORSRD=1,3	Ohm/V	7e-2
<b>RTH0</b>	Thermal resistance	Kmc/W	0.1
<b>VOVER</b>	Velocity overshoot effect	Meter <sup>VOVERP</sup>	0.3
<b>CGBO</b>	Gate-to-bulk overlap capacitance	F/Meter	0.0
<b>CVDSOVER</b>	Modification of the Cgg spikes for Vds <>0	None	0.0
<b>POWRAT</b>	Thermal dissipation	None	1.0

## HiSIM HV IGFET Model, Level 73

The syntax for a HiSIM FETs model is:

```
.MODEL modelname NMOS LEVEL=73 [model_parameter=val] ...
```

or

`.MODEL modelname PMOS LEVEL=73 [parameter=val] ...`

`modelname` is the name used by MOSFET instances to refer to this `.MODEL` statement. The `LEVEL=73` entry selects the HiSIM (Hiroshima University STARC IGFET Model).

Copyright (c) 2012 Hiroshima University and STARC, released by Hiroshima University and Semiconductor Technology Academic Research Center (STARC)

**Table 1: HiSIM HV Selector Parameters**

Model Parameter	Description	Unit	Default
<b>LEVEL</b>	73 is required to select the HiSIM HV FET model	None	1 (default if LEVEL parameter is omitted)
<b>CORSRD</b>	RS/RD contact resistor inclusion selector	None	3
<b>CORG</b>	Activate sheet resistance (1) or do not activate (0)	None	0
<b>COIPRV</b>	Use <code>ids_prv</code> as initial guess of <code>Ids</code>	None	0
<b>COPRV</b>	Use <code>psX_prv</code> as initial guess of <code>prX</code> ( <code>X=0 1</code> )	None	0
<b>COADOV</b>	Switch to add overlap capacitances to intrinsic ones	None	1 (yes)
<b>COISUB</b>	Switch to calculate substrate current	None	0 (no)
<b>COIIGS</b>	Switch to calculate gate tunneling current	None	0 (no)
<b>COGIDL</b>	Switch to calculate gate induced drain leakage (GIDL) current	None	0 (no)
<b>COFLICK</b>	Switch to calculate flicker noise	None	0 (no)
<b>COISTI</b>	Switch to calculate STI	None	0 (no)
<b>CONQS</b>	Switch to calculate NQS	None	0
<b>COTHRML</b>	Switch to calculate thermal noise	None	0 (no)
<b>COIGN</b>	Switch to calculate induced gate noise	None	0 (no)
<b>CODFM</b>	Switch to enable design for manufacturing	None	0 (off)
<b>COQOVSM</b>	Smoothing method for QOVER	None	1
<b>CORBNET</b>	Activate body resistance (1) or do not activate (0)	None	0
<b>COSYM</b>	Model selector for device symmetry	None	0
<b>COOVLPS</b>	Calculate overlap charge on the drain side	None	1
<b>COOVLPS</b>	Calculate overlap charge on the source	None	None

	side		
<b>COTEMP</b>	Temperature dependence model	None	0
<b>CORDRIFT</b>	Drift resistance model	None	1
<b>COLDRIFT</b>	Selector for LDRIFT	None	1
<b>COERRREP</b>	Selector for error report	Nne	1
<b>INFO</b>	Info	None	0

**Table 2: HiSIM HV MOS Basic Device Parameters**

<b>Model Parameter</b>	<b>Description</b>	<b>Unit</b>	<b>Default</b>
<b>TYPE</b>	1=NMOS, -1=PMOS	None	1
<b>VERSION</b>	Version number	None	2.10
<b>TOX</b>	Physical oxide thickness	Meter	7e-9
<b>XLD</b>	Gate-overlap length	Meter	0.0
<b>XWD</b>	Lateral diffusion along the width direction	Meter	0.0
<b>XWDC</b>	Lateral diffusion along the width direction for capacitance	Meter	XWD
<b>TPOLY</b>	Height of the gate poly-Si for fringing capacitance	Meter	200e-9
<b>LL</b>	Coefficient of gate length modification	None	0.0
<b>LLD</b>	Coefficient of gate length modification	None	0.0
<b>LLN</b>	Coefficient of gate length modification	None	0.0
<b>WL</b>	Coefficient of gate width modification	None	0.0
<b>WLD</b>	Coefficient of gate width modification	None	0.0
<b>WLN</b>	Coefficient of gate width modification	None	0.0
<b>NSUBC</b>	Substrate impurity concentration	cm <sup>-3</sup>	3.0e17
<b>NSUBP</b>	Maximum pocket concentration	cm <sup>-3</sup>	1.0e18
<b>LP</b>	Pocket potential length	Meter	15e-9
<b>LPEXT</b>	Extension length of pocket tail	Meter	1.0e-50
<b>VFBC</b>	Constant part of flat-band voltage	Volt	-1.0
<b>VBI</b>	Built-in potential	Volt	1.1
<b>KAPPA</b>	Dielectric constant for gate dielectric	None	3.9
<b>EG0</b>	Bandgap	eV	1.1785
<b>BGTMP1</b>	Temperature dependence of bandgap	eV/°K	90.25e-6

<b>BGTMP2</b>	Temperature dependence of bandgap	eV/°K <sup>2</sup>	1e-7
<b>TNOM</b>	Circuit nominal temperature	°C	27
<b>XL</b>	Difference between real and drawn gate length	Meter	0.0
<b>XW</b>	Difference between real and drawn gate width	Meter	0.0

**Table 3: HiSIM HV Velocity Parameters**

<b>Model Parameter</b>	<b>Description</b>	<b>Unit</b>	<b>Default</b>
<b>VMAX</b>	Saturation velocity	cm/Second	10e7
<b>VMAXT1</b>	Saturation velocity coefficient	None	0
<b>VMAXT2</b>	Saturation velocity coefficient	None	0
<b>VOVERP</b>	Leff dependence of velocity overshoot	None	0.3
<b>VTMP</b>	Temperature dependence of the saturation velocity	cm/Second	0.0

**Table 4: HiSIM HV Quantum Effect Model Parameters**

<b>Model Parameter</b>	<b>Description</b>	<b>Unit</b>	<b>Default</b>
<b>QME1</b>	Vgs dependence of quantum mechanical effect	Meter/Volt <sup>2</sup>	0.0
<b>QME2</b>	Vgs dependence of quantum mechanical effect	Volt	2.0
<b>QME3</b>	Minimum Tox modification	Meter	0.0

**Table 5: HiSIM HV Poly Depletion Model Parameters**

<b>Model Parameter</b>	<b>Description</b>	<b>Unit</b>	<b>Default</b>
<b>PGD1</b>	Strength of poly depletion effect	Volt	0.0
<b>PGD2</b>	Threshold voltage of poly depletion effect	Volt	1.0
<b>PGD4</b>	Lgate dependence of poly depletion effect	None	0.0

**Table 6: HiSIM HV Short Channel Model Parameters**

<b>Model Parameter</b>	<b>Description</b>	<b>Unit</b>	<b>Default</b>
<b>PARL2</b>	Depletion width of channel/contact junction	Meter	10e-9

<b>SC1</b>	Magnitude of short-channel effect	None	0.0
<b>SC2</b>	Vds dependence of short-channel effect	Meter/Volt	0.0
<b>SC3</b>	Vbs dependence of short-channel effect	Meter/Volt	0.0
<b>SC4</b>	Vbs dependence of short-channel effect	Meter/Volt	0.0
<b>SCP1</b>	Magnitude of short-channel effect due to pocket	None	0.0
<b>SCP2</b>	Vds dependence of short-channel effect due to pocket	Meter/Volt	0.0
<b>SCP3</b>	Vbs dependence of short-channel effect due to pocket	Meter/Volt	0.0
<b>SCP21</b>	Short-channel-effect modification for small Vds	Volt	0.0
<b>SCP22</b>	Short-channel-effect modification for small Vds	Volt <sup>4</sup>	0.0
<b>BS1</b>	Body-coefficient modification by impurity profile	Volt <sup>2</sup>	0.0
<b>BS2</b>	Body-coefficient modification by impurity profile	Volt	0.9
<b>PTL</b>	Strength of punchthrough effect	None	0.0
<b>PTP</b>	Strength of punchthrough effect	None	3.5
<b>PT2</b>	Vds dependence of punchthrough effect	None	0.0
<b>PTLP</b>	Channel-length dependence of punchthrough effect	None	1.0
<b>PT4</b>	Vbs dependence of punchthrough effect	None	0.0
<b>PT4P</b>	Vbs dependence of punchthrough effect	None	1.0
<b>GDL</b>	Strength of high-field effect	None	0.0
<b>GDLP</b>	Channel-length dependence of high-field effect	None	0.0
<b>GDLD</b>	Channel-length dependence of high-field effect	None	0.0
<b>GDL</b>	Strength of high-field effect	None	0.0

**Table 7: HiSIM HV Mobility Model Parameters**

<b>Model Parameter</b>	<b>Description</b>	<b>Unit</b>	<b>Default</b>
<b>BB</b>	High-field mobility degradation	None	NMOS: 2.0  PMOS: 1.0
<b>MUECB0</b>	Coulomb scattering	cm <sup>2</sup> /Volt-sec	1000.0

<b>MUECB1</b>	Coulomb scattering	cm <sup>2</sup> /Volt-sec	100.0
<b>MUEPH0</b>	Phonon scattering	None	0.3
<b>MUEPH1</b>	Phonon scattering	[cm <sup>2</sup> /(Volt-sec)] x (Volt/cm) <sup>MUEPH0</sup>	NMOS: 20.0e3  PMOS: 9.0e3
<b>MUEPHL</b>	Length dependence of phonon mobility reduction	None	0.0
<b>MUEPLP</b>	Length dependence of phonon mobility reduction	None	1.0
<b>MUESR0</b>	Surface-roughness scattering	None	2.0
<b>MUESR1</b>	Surface-roughness scattering	[cm <sup>2</sup> /(Volt-sec)] x [(Volt/cm) <sup>MUESR0</sup> ]	6.0e14
<b>MUESRL</b>	Length dependence of surface roughness mobility reduction	None	0.0
<b>MUESLP</b>	Length dependence of surface roughness mobility reduction	None	1.0
<b>MUETMP</b>	Temperature dependence of phonon scattering	None	1.5
<b>NDEP</b>	Depletion charge contribution on effective electric field	None	1.0
<b>NDEPL</b>	Modification of depletion charge contribution for short-channel case	None	0.0
<b>NDEPLP</b>	Modification of depletion charge contribution for short-channel case	None	1.0
<b>NINV</b>	Inversion charge contribution on effective electric field	None	0.5

**Table 8: HiSIM HV Narrow Channel Effect Parameters**

<b>Model Parameter</b>	<b>Description</b>	<b>Unit</b>	<b>Default</b>
<b>WFC</b>	Threshold voltage change due to capacitance change	Farad/(cm <sup>2</sup> -Meter)	0.0
<b>WVTH0</b>	Threshold voltage shift	None	0.0
<b>NSUBP0</b>	Modification of pocket concentration for narrow width	cm <sup>-3</sup>	0.0

<b>NSUBWP</b>	Modification of pocket concentration for narrow width	None	1.0
<b>MUEPHW</b>	Phonon-related mobility reduction	None	0.0
<b>MUEPWP</b>	Phonon-related mobility reduction	None	1.0
<b>MUESRW</b>	Change of surface-roughness-related mobility	None	0.0
<b>MUESWP</b>	Change of surface-roughness-related mobility	None	1.0
<b>VTHSTI</b>	Threshold voltage shift due to STI	None	0.0
<b>VDSTI</b>	Vds dependence of STI subthreshold	None	0.0
<b>SCSTI1</b>	The same effect as SC1 but at STI edge	None	0.0
<b>SCSTI2</b>	The same effect as SC2 but at STI edge	None	0.0
<b>NSTI</b>	Substrate-impurity concentration at the STI edge	cm <sup>-3</sup>	5.0e17
<b>WSTI</b>	Width of the high-field region at the STI edge	Meter	0.0
<b>WSTIL</b>	Channel length dependence of WSTI	None	0.0
<b>WSTILP</b>	Channel length dependence of WSTI	None	1.0
<b>WSTIW</b>	Channel-width dependence of WSTI	None	0.0
<b>WSTIWP</b>	Channel-width dependence of WSTI	None	1.0
<b>WL1</b>	Threshold voltage shift of STI leakage due to narrow channel effect	None	0.0
<b>WL1P</b>	Threshold voltage shift of STI leakage due to narrow channel effect	None	1.0
<b>NSUBPSTI1</b>	Pocket concentration change due to diffusion-region length between gate and STI	Meter	0.0
<b>NSUBPSTI2</b>	Pocket concentration change due to diffusion-region length between gate and STI	Meter	0.0
<b>NSUBPSTI3</b>	Pocket concentration change due to diffusion-region length between gate and STI	Meter	1.0
<b>MUESTI1</b>	Mobility change due to diffusion-region length between gate and STI	None	0.0
<b>MUESTI2</b>	Mobility change due to diffusion-region length between gate and STI	None	0.0
<b>MUESTI3</b>	Mobility change due to diffusion-region length between gate and STI	None	1.0
<b>SAREF</b>	Length of diffusion between gate and STI	Meter	1e-6
<b>SBREF</b>	Length of diffusion between gate and STI	Meter	1e-6
<b>NSUBCW</b>	Parameter for narrow-channel effect	None	0.0

<b>NSUBCWP</b>	Parameter for narrow-channel effect	None	1.0
----------------	-------------------------------------	------	-----

**Table 9: HiSIM HV Small Size Effect Parameters**

Model Parameter	Description	Unit	Default
<b>WL2</b>	Threshold voltage shift due to small size effect	None	0.0
<b>WL2P</b>	Threshold voltage shift due to small size effect	None	1.0
<b>MUEPHS</b>	Mobility modification due to small size effect	None	0.0
<b>MUEPSP</b>	Mobility modification due to small size effect	None	1.0
<b>VOVERS</b>	Modification of maximum velocity due to small size effect	None	0.0
<b>VOVERSP</b>	Modification of maximum velocity due to small size effect	None	0.0

**Table 10: HiSIM HV Channel Length Modulation Parameters**

Model Parameter	Description	Unit	Default
<b>CLM1</b>	Hardness coefficient of channel/contact junction	None	50.0e-3
<b>CLM2</b>	Coefficient for $Q_B$ contribution	None	2.0
<b>CLM3</b>	Coefficient for $Q_I$ contribution	None	1.0
<b>CLM5</b>	Effect of pocket implantation	None	1.0
<b>CLM6</b>	Effect of pocket implantation	None	0.0

**Table 11: HiSIM HV Substrate Current Parameters**

Model Parameter	Description	Unit	Default
<b>SUB1</b>	Substrate current coefficient of magnitude	Volt <sup>-1</sup>	10
<b>SUB1L</b>	Lgate dependence of SUB1	Meter	2.5e-3
<b>SUB1LP</b>	Lgate dependence of SUB1	None	1.0
<b>SUB2</b>	Substrate current coefficient of exponential term	Volt	25
<b>SUB2L</b>	Lgate dependence of SUB2	Meter	2.0e-6
<b>SVDS</b>	Substrate current dependence on Vds	None	0.8
<b>SLG</b>	Substrate current dependence on Lgate	Meter	30e-9
<b>SLGL</b>	Substrate current dependence on Lgate	Meter <sup>SLGLP</sup>	0.0
<b>SLGLP</b>	Substrate current dependence on Lgate	None	1.0



<b>SVBS</b>	Substrate current dependence on Vbs	None	0.5
<b>SVBSL</b>	Lgate dependence of SVBS	Meter <sup>SLBSLP</sup>	0.0
<b>SVBSLP</b>	Lgate dependence of SVBS	None	1.0
<b>SVGS</b>	Substrate current dependence on Vgs	None	0.8
<b>SVGSL</b>	Lgate dependence of SVGS	Meter <sup>SVGSLP</sup>	0.0
<b>SVGSLP</b>	Lgate dependence of SVGS	None	1.0
<b>SVGSW</b>	Wgate dependence of SVGS	Meter <sup>SVGSWP</sup>	0.0
<b>SVGSWP</b>	Wgate dependence of SVGS	None	1.0

Table 12: HiSIM HV II-Induced Bulk Potential Change Parameters

Model Parameter	Description	Unit	Default
<b>IBPC1</b>	Impact-ionization induced bulk potential change	Volt/Ampere	0.0
<b>IBPC1L</b>	Impact-ionization induced bulk potential change	Volt/Ampere	0.0
<b>IBPC1LP</b>	Impact-ionization induced bulk potential change	Volt/Ampere	-1
<b>IBPC2</b>	Impact-ionization induced bulk potential change	Volt <sup>-1</sup>	0.0

Table 13: HiSIM HV Impact Ionization Current Parameters

Model Parameter	Description	Unit	Default
<b>SUBLD1L</b>	Impact-ionization current in the drift region	Ampere	0.0
<b>SUBLD1LP</b>	Impact-ionization current in the drift region	Ampere	1.0
<b>XPDV</b>	Impact-ionization current in the drift region		0.0
<b>XPVDTH</b>	Impact-ionization current in the drift region		0.0
<b>XPVDTHG</b>	Impact-ionization current in the drift region		0.0

Table 14: HiSIM HV Gate Leakage Current Model Parameters

Model Parameter	Description	Unit	Default
<b>GLEAK1</b>	Gate to channel current coefficient	Amp/(Volt <sup>3/2</sup> x °C)	50.0
<b>GLEAK2</b>	Gate to channel current coefficient	1/(V <sup>0.5</sup> x Meter)	10e6

<b>GLEAK3</b>	Gate to channel current coefficient	None	60.0e-3
<b>GLEAK4</b>	Gate to channel current coefficient	1/Meter	4.0
<b>GLEAK5</b>	Gate to channel current coefficient (short channel correction)	Volt/Meter	7.5e3
<b>GLEAK6</b>	Gate to channel current coefficient (Vds dependence correction)	Volt	250e-3
<b>GLEAK7</b>	Gate to channel current coefficient (gate length and width dependence correction)	Meter <sup>2</sup>	1e-6
<b>IGTEMP2</b>	Temperature dependence of gate leakage	Volt-°K	0.0
<b>IGTEMP3</b>	Temperature dependence of gate leakage	Volt-°K <sup>2</sup>	0.0
<b>GLKSD1</b>	Gate to source/drain current coefficient	Ampere-Meter/Volt <sup>2</sup>	1e-15
<b>GLKSD2</b>	Gate to source/drain current coefficient	1/(Volt-Meter)	1e3
<b>GLKSD3</b>	Gate to source/drain current coefficient	1/Meter	1e-3
<b>GLKB1</b>	Gate to bulk current coefficient	Ampere/Volt <sup>2</sup>	5.0e-16
<b>GLKB2</b>	Gate to bulk current coefficient	Meter/Volt	1.0
<b>GLKB3</b>	Flat-band shift for gate to bulk current	Volt	0.0
<b>GLPART1</b>	Partitioning ration of gate leakage current	None	0.5
<b>FN1</b>	Coefficient of Fowler-Nordheim current contribution	Meter <sup>2</sup> /Volt <sup>1.5</sup>	50
<b>FN2</b>	Coefficient of Fowler-Nordheim current contribution	1/(Meter-Volt <sup>0.5</sup> )	170e-6
<b>FN3</b>	Coefficient of Fowler-Nordheim current contribution	Volt	0.0
<b>FVBS</b>	Vbs dependence of Fowler-Nordheim current	None	12e-3
<b>EGIG</b>	Parameter for gate current	None	0.0

**Table 15: HiSIM HV GIDL Current Parameters**

<b>Model Parameter</b>	<b>Description</b>	<b>Unit</b>	<b>Default</b>
<b>GIDL1</b>	Magnitude of GIDL	(Meter- Amp)/(Volt <sup>3/2</sup> - °C)	2.0
<b>GIDL2</b>	Field dependence of GIDL	V <sup>-2</sup> x Meter <sup>-1</sup> x Farad <sup>-3/2</sup>	3.0e7
<b>GIDL3</b>	Vds dependence of GIDL	None	0.9
<b>GIDL4</b>	Threshold of Vds dependence	Volt	0.0
<b>GIDL5</b>	Correction of high-field contribution	None	0.2

**Table 16: HiSIM HV Symmetry Conservation at Vds=0, Short Channel  
Model Parameters**

Model Parameter	Description	Unit	Default
VZADD0	Symmetry conservation coefficient	Volt	10e-3
PZADD0	Symmetry conservation coefficient	Volt	5e-3
DDLTMAX	Smoothing coefficient for Vds	None	10.0
DDLTSPL	Lgate dependence of smoothing coefficient	None	0.0
DDLTICT	Lgate dependence of smoothing coefficient	None	10.0

**Table 17: HiSIM HV Source/Bulk and Drain/Bulk Diode Parameters**

Model Parameter	Description	Unit	Default
JS0	Saturation current density	Amp/Meter <sup>2</sup>	0.5e-6
JS0SW	Sidewall saturation current density	Amp/Meter	0.0
NJ	Emission coefficient	None	1.0
NJSW	Sidewall emission coefficient	None	1.0
XTI	Temperature coefficient for forward current densities	None	2.0
XTI2	Temperature coefficient for forward current densities	None	0.0
DIVX	Reverse temperature coefficient	1/Volt	0.0
CTEMP	Temperature coefficient of reverse currents	None	0.0
CISB	Reverse-biased saturation current	Ampere	0.0
CISBK	Reverse-biased saturation current at low temperature	Ampere	0.0
CVB	Bias dependence coefficient of CISB	None	0.0
CVBK	Bias dependence coefficient of CISB at low temperature	None	CVB
CJ	Bottom junction capacitance per unit area at zero bias	Farad/Meter <sup>2</sup>	5.0e-4
CJSW	Source-drain sidewall junction capacitance per unit length at zero bias	Farad/Meter	5.0e-10
CJSWG	Source-drain sidewall junction capacitance per unit length at zero bias	Farad/Meter	5.0e-10
MJ	Bottom junction capacitance grading coefficient	None	0.5
MJSW	Bulk junction sidewall grading coefficient	None	0.33

<b>MJSWG</b>	Source/drain sidewall junction capacitance grading coefficient	None	0.33
<b>PB</b>	Bulk junction built-in potential	Volt	1.0
<b>PBSW</b>	Source-drain sidewall junction built-in potential	Volt	1.0
<b>PBSWG</b>	Source-drain gate sidewall junction built-in potential	Volt	1.0
<b>VDIFFJ</b>	Diode threshold voltage between source/drain and substrate	Volt	0.6e-3
<b>TCJBD</b>	Temperature dependence of CJBD	None	0.0
<b>TCJBS</b>	Temperature dependence of CJBS	None	0.0
<b>TCJBDSW</b>	Temperature dependence of CJBDSW	None	0.0
<b>TCJBSSW</b>	Temperature dependence of CJBSSW	None	0.0
<b>TCJBDSWG</b>	Temperature dependence of CJBDSWG	None	0.0
<b>TCJBSSWG</b>	Temperature dependence of CJBSSWG	None	0.0

**Table 18: HiSIM HV Diode Parameters for COASYM=1**

<b>Model Parameter</b>	<b>Description</b>	<b>Unit</b>	<b>Default</b>
<b>JS0D</b>	Saturation current density for drain junction	Amp/Meter <sup>2</sup>	JS0
<b>JS0SWD</b>	Sidewall saturation current density for drain junction	Amp/Meter	JS0SW
<b>NJD</b>	Emission coefficient for drain junction	None	NJ
<b>NJSWD</b>	Sidewall emission coefficient for drain junction	None	NJSW
<b>XTID</b>	Temperature coefficient for forward current densities for drain junction	None	XTI
<b>XTI2D</b>	Temperature coefficient for forward current densities for drain junction	None	XTI2
<b>DIVXD</b>	Reverse temperature coefficient for drain junction	1/Volt	DIVX
<b>CTEMPD</b>	Temperature coefficient of reverse currents for drain junction	None	CTEMP
<b>CISBD</b>	Reverse-biased saturation current for drain junction	Ampere	CISB
<b>CISBKD</b>	Reverse-biased saturation current at low temperature for drain junction	Ampere	CISBK

<b>CVBD</b>	Bias dependence coefficient of CISB for drain junction	None	CVB
<b>CJD</b>	Bottom junction capacitance per unit area at zero bias for drain junction	Farad/Meter <sup>2</sup>	CJ
<b>CJSWD</b>	Source-drain sidewall junction capacitance per unit length at zero bias for drain junction	Farad/Meter	CJSW
<b>CJSWGD</b>	Source-drain sidewall junction capacitance per unit length at zero bias for drain junction	Farad/Meter	CJSWG
<b>MJD</b>	Bottom junction capacitance grading coefficient for drain junction	None	MJ
<b>MJSWD</b>	Bulk junction sidewall grading coefficient for drain junction	None	MJSW
<b>MJSWGD</b>	Source/drain sidewall junction capacitance grading coefficient for drain junction	None	MJSWG
<b>PBD</b>	Bulk junction built-in potential for drain junction	Volt	PB
<b>PBSWD</b>	Source-drain sidewall junction built-in potential for drain junction	Volt	PBSW
<b>PBSWGD</b>	Source-drain gate sidewall junction built-in potential for drain junction	Volt	PBSWG
<b>VDIFFJD</b>	Diode threshold voltage between source/drain and substrate for drain junction	Volt	VDIFFJ
<b>JS0S</b>	Saturation current density for source junction	Amp/Meter <sup>2</sup>	JS0D
<b>JS0SWS</b>	Sidewall saturation current density for source junction	Amp/Meter	JS0SWD
<b>NJS</b>	Emission coefficient for source junction	None	NJD
<b>NJSWS</b>	Sidewall emission coefficient for source junction	None	NJSWD
<b>XTIS</b>	Temperature coefficient for forward current densities for source junction	None	XTID
<b>XTI2S</b>	Temperature coefficient for forward current densities for source junction	None	XTI2D
<b>DIVXS</b>	Reverse temperature coefficient for source junction	1/Volt	DIVXD
<b>CTEMPS</b>	Temperature coefficient of reverse currents for source junction	None	CTEMPD
<b>CISBS</b>	Reverse-biased saturation current for source	Ampere	CISBD

	junction		
<b>CISBKS</b>	Reverse-biased saturation current at low temperature for source junction	Ampere	CISBKD
<b>CVBS</b>	Bias dependence coefficient of CISB for source junction	None	CVBD
<b>CJS</b>	Bottom junction capacitance per unit area at zero bias for source junction	Farad/Meter <sup>2</sup>	CJD
<b>CJSWS</b>	Source-drain sidewall junction capacitance per unit length at zero bias for source junction	Farad/Meter	CJSWD
<b>CJSWGS</b>	Source-drain sidewall junction capacitance per unit length at zero bias for source junction	Farad/Meter	CJSWGD
<b>MJS</b>	Bottom junction capacitance grading coefficient for source junction	None	MJD
<b>MJSWS</b>	Bulk junction sidewall grading coefficient for source junction	None	MJSWD
<b>MJSWGS</b>	Source/drain sidewall junction capacitance grading coefficient for source junction	None	MJSWGD
<b>PBS</b>	Bulk junction built-in potential for source junction	Volt	PBD
<b>PBSWS</b>	Source-drain sidewall junction built-in potential for source junction	Volt	PBSWD
<b>PBSWGS</b>	Source-drain gate sidewall junction built-in potential for source junction	Volt	PBSWGD
<b>VDIFFJS</b>	Diode threshold voltage between source/drain and substrate for source junction	Volt	VDIFFJD

**Table 19: HiSIM HV 1/f Noise Model Parameters**

<b>Model Parameter</b>	<b>Description</b>	<b>Unit</b>	<b>Default</b>
<b>CIT</b>	Capacitance caused by the interface trapped carriers	Farad/cm <sup>2</sup>	0.0
<b>NFALP</b>	Contribution of the mobility fluctuation	Volt-sec	1.0e-19
<b>NFTRP</b>	Ratio of trap density to attenuation coefficient	Volt <sup>-1</sup> x cm <sup>-2</sup>	10.0e9

**Table 20: HiSIM HV Non-Quasi-Static Model Parameters**

Model Parameter	Description	Unit	Default
DLY1	Coefficient for delay due to diffusion of carriers	Second	100e-12
DLY2	Coefficient for delay due to conduction of carriers	None	0.7
DLY3	Coefficient for RC delay of bulk carriers	Ohm	0.8e-6

**Table 21: HiSIM HV Capacitance Parameters**

Model Parameter	Description	Unit	Default
CGDO	Gate-drain overlap capacitance	Farad/Meter	0.0
CGSO	Gate-source overlap capacitance	Farad/Meter	0.0
XQY	Distance from drain junction to maximum electric field point	Meter	0.0
XQY1	V <sub>bs</sub> dependence of Q <sub>y</sub>	Farad- $\mu\text{m}^{\text{XQY2}-1}$	0.0
XQY2	L <sub>gate</sub> dependence of Q <sub>y</sub>	None	2.0
NOVER	Impurity concentration in the overlap region	cm <sup>-3</sup>	3e16
NOVERS	Impurity concentration in the overlap region at source, COSYM=1	cm <sup>-3</sup>	1e17
OVSLP	Coefficient for overlap capacitance	None	2.1e-7
OVMAG	Coefficient for overlap capacitance	Volt	0.6
VFBOVER	Flatband voltage in overlap region	Volt	-0.5
RDOV11	Dependence coefficient for overlap length	None	0.0
RDOV12	Dependence coefficient for overlap length	None	1.0
RDSL2	LDRIFT2 dependence of resistance for CORSRD=1	None	1.0
RDICT2	LDRIFT2 dependence of resistance for CORSRD=1	None	0.0

**Table 22: HiSIM HV Parasitic Resistance Parameters**

Model Parameter	Description	Unit	Default
RSH	Source/drain sheet resistance	(Volt-square)/Ampere	0.0
RSHG	Gate sheet resistance	(Volt-square)/Ampere	0.0
GBMIN	Substrate resistance network	None	1.0e-12

**Table 23: HiSIM HV Miscellaneous Parameters**

<b>Model Parameter</b>	<b>Description</b>	<b>Unit</b>	<b>Default</b>
<b>XLDLD</b>	Gate overlap length at drain side	Meter	1.0e-6
<b>XWDL</b>	Widening of drift width	Meter	XWD
<b>DLYOV</b>	Coefficient for RC delay of carriers	Second/Farad	0
<b>MPHDFM</b>	NSUBCDFM dependence of phonon scattering for DFM		-0.3
<b>RDVG12</b>	Vgs dependence of RD for CORSRD=1,3	None	100.0
<b>CTH0</b>	Thermal capacitance	Watt-second/°K	1.0e-7
<b>QDFTVD</b>	Vd dependence of QDRIFT	None	1.0
<b>RD20</b>	RD23 boundary for CORSD=2,3	None	0.0
<b>RD21</b>	Vds dependence of RD for CORSD=2,3	None	1.0
<b>RD22D</b>	Vbs dependence of RD for CORSRD=2,3 with large Vds	None	0.0
<b>RD25</b>	Vgs dependence of RD for CORSD=2,3	Volt	0.0
<b>RDVDL</b>	Lgate dependence of RD for CORSD=1,3	None	0.0
<b>RDVDLP</b>	Lgate dependence of RD for CORSD=1,3	None	1.0
<b>RDVDS</b>	Small size dependence of RD for CORSD=1,3	None	0.0
<b>RDVDSP</b>	Small size dependence of RD for CORSD=1,3	None	1.0
<b>RD23L</b>	Lgate dependence of RD21 boundary for CORSD=2,3	None	0.0
<b>RD23LP</b>	Lgate dependence of RD21 boundary for CORSD=2,3	None	1.0
<b>RD23S</b>	Small size dependence of RD21 for CORSD=2,3	None	0.0
<b>RD23SP</b>	Small size dependence of RD21 for CORSD=2,3	None	1.0
<b>RDS</b>	Small size dependence of RD21 for CORSD=1,3	None	0.0
<b>RDSP</b>	Small size dependence of RD21 for CORSD=1,3	None	1.0
<b>RDTEMP1</b>	Temperature dependence of resistance for	None	0.0



	CORDRIFT=0		
<b>RDTEMP2</b>	Temperature dependence of resistance for CORDRIFT=0	None	0.0
<b>RTH0R</b>	Thermal dissipation	None	0.0
<b>RDVDTEMP1</b>	Temperature dependence of RDVD	None	0.0
<b>RDVDTEMP2</b>	Temperature dependence of RDVD	None	0.0
<b>RTH0W</b>	Width-dependence of RTH0	None	0.0
<b>RTH0WP</b>	Width-dependence of RTH0	None	1.0
<b>RTH0NF</b>	NF-dependence of RTH0	None	0.0
<b>NINVD</b>	Modification of VDSE dependence on Eeff	None	0.0
<b>NINVDW</b>	Coefficient of modification of VDSE dependence on Eeff	None	0.0
<b>NINVDWP</b>	Coefficient of modification of VDSE dependence on Eeff	None	1.0
<b>NINVDT1</b>	Coefficient of modification of VDSE dependence on Eeff	None	0.0
<b>NINVDT2</b>	Coefficient of modification of VDSE dependence on Eeff	None	0.0
<b>VBSMIN</b>	Minimum back-bias voltage to be treated in HSMH evaluation	Volt	-10.5
<b>RTHTEMP1</b>	Thermal resistance	Ohm	0.0
<b>RTHTEMP2</b>	Thermal resistance	Ohm	0.0
<b>PRATTEMP1</b>	Temperature dependence of thermal dissipation	None	0.0
<b>PRATTEMP2</b>	Temperature dependence of thermal dissipation	None	0.0
<b>RDVSUB</b>	Model parameter for the substrate effect	None	1.0
<b>RDVDSUB</b>	Model parameter for the substrate effect	None	0.3
<b>DDRIFT</b>	Depth of the drift region	Meter	1e-6
<b>VBISUB</b>	Model parameter for the substrate effect	None	0.7
<b>NSUBSUB</b>	Model parameter for the substrate effect	None	1e15
<b>RDRMUE</b>	Field-dependent mobility in the drift region for CORDRIFT=1	None	1e3
<b>RDRVMAX</b>	Saturation velocity in the drift region for CORDRIFT=1	None	3e7

<b>RDRMUETMP</b>	Temperature dependence of resistance for CORDRIFT=1	None	0.0
<b>RDRVTMP</b>	Temperature dependence of resistance for CORDRIFT=1	None	0.0
<b>RDRDJUNC</b>	Junction depth at channel/drift region	Meter	1e-6
<b>RDRCX</b>	Exude of current flow from Xov	None	0.0
<b>RDRCAR</b>	High-field injection in drift region	None	1e-8
<b>RDRDL1</b>	Effective Ldrift of current in drift region	Meter	0.0
<b>RDRDL2</b>	Pinch-off length in drift region	Meter	0.0
<b>RDRVMAXW</b>	Saturation velocity Wgate dependence	None	0.0
<b>RDRVMAXWP</b>	Saturation velocity Wgate dependence	None	1.0
<b>RDRVMAXL</b>	Saturation velocity Lgate dependence	None	0.0
<b>RDRVMAXLP</b>	Saturation velocity Lgate dependence	None	1.0
<b>RDRMUEL</b>	Mobility in drift region Lgate dependence	None	0.0
<b>RDRMUELP</b>	Mobility in drift region Lgate dependence	None	1.0
<b>RDRQOVER</b>	Inclusion of the overlap charge into Rdrift	None	1e5
<b>QOVADD</b>	Parameter for additional Qover charge	None	0.0
<b>SHEMAX</b>	Maximum temperature rise for Self-Heating Effect	°K	500
<b>VGSMIN</b>	Minimal/maximal expected Vgs (NMOS/PMOS)	Volt	Calculated
<b>GDSLEAK</b>	Channel leakage conductance	Mho	0.0
<b>RDRBB</b>	Degradation of the mobility in the drift region	None	1
<b>GMIN</b>	Minimum conductance	Mho	GBMIN
<b>RMIN</b>	Minimum resistance for RS/RD	Ohm	1e-4

Table 24: HiSIM HV Binning Parameters

Model Parameter	Description	Unit	Default
<b>LMIN</b>	Minimum gate length	Meter	0.0
<b>LMAX</b>	Maximum gate length	Meter	1.0
<b>WMIN</b>	Minimum gate width	Meter	0.0
<b>WMAX</b>	Maximum gate width	Meter	1.0
<b>LBINN</b>			1.0

WBINN			1.0
-------	--	--	-----

Table 25: HiSIM HV Length Dependence Parameters

Model Parameter	Description	Unit	Default
LVMAX	Length dependence of Vmax	None	0.0
LBGTMP1	Length dependence of Bgtmp1	None	0.0
LBGTMP2	Length dependence of Bgtmp2	None	0.0
LEG0	Length dependence of Eg0	None	0.0
LVFBOVER	Length dependence of Vfbover	None	0.0
LNOVER	Length dependence of Nover	None	0.0
LNOVERS	Length dependence of Nover on source side	None	0.0
LWL2	Length dependence of WL2	None	0.0
LVFBC	Length dependence of Vfbc	None	0.0
LNSUBC	Length dependence of Nsubc	None	0.0
LNSUBP	Length dependence of Nsubp	None	0.0
LSCP1	Length dependence of Scp1	None	0.0
LSCP2	Length dependence of Scp2	None	0.0
LSCP3	Length dependence of Scp3	None	0.0
LSC1	Length dependence of Sc1	None	0.0
LSC2	Length dependence of Sc2	None	0.0
LSC3	Length dependence of Sc3	None	0.0
LPGD1	Length dependence of Pgd1	None	0.0
LNDEP	Length dependence of Ndep	None	0.0
LNINV	Length dependence of Ninv	None	0.0
LMUECB0	Length dependence of MUecb0	None	0.0
LMUECB1	Length dependence of MUecb1	None	0.0
LMUEPH1	Length dependence of MUeph1	None	0.0
LVTMP	Length dependence of Vtmp	None	0.0
LWVTH0	Length dependence of Wvth0	None	0.0
LMUESR1	Length dependence of MUESr1	None	0.0
LMUETMP	Length dependence of MUetmp	None	0.0

<b>LSUB1</b>	Length dependence of sub1	None	0.0
<b>LSUB2</b>	Length dependence of sub2	None	0.0
<b>LSVDS</b>	Length dependence of SVDS	None	0.0
<b>LSVBS</b>	Length dependence of SVBS	None	0.0
<b>LSVGS</b>	Length dependence of SVGS	None	0.0
<b>LFN1</b>	Length dependence of FN1	None	0.0
<b>LFN2</b>	Length dependence of FN2	None	0.0
<b>LFN3</b>	Length dependence of FN3	None	0.0
<b>LFVBS</b>	Length dependence of Vfbs	None	0.0
<b>LNSTI</b>	Length dependence of NSTI	None	0.0
<b>LWSTI</b>	Length dependence of Wsti	None	0.0
<b>LSCSTI1</b>	Length dependence of SCSTI1	None	0.0
<b>LSCSTI2</b>	Length dependence of SCSTI2	None	0.0
<b>LVTHSTI</b>	Length dependence of Vthsti	None	0.0
<b>LMUESTI1</b>	Length dependence of MUesti1	None	0.0
<b>LMUESTI2</b>	Length dependence of MUesti2	None	0.0
<b>LMUESTI3</b>	Length dependence of MUesti3	None	0.0
<b>LNSUBPSTI1</b>	Length dependence of Nsubpsti1	None	0.0
<b>LNSUBPSTI2</b>	Length dependence of Nsubpsti2	None	0.0
<b>LNSUBPSTI3</b>	Length dependence of Nsubpsti3	None	0.0
<b>LCGSO</b>	Length dependence of Cgso	None	0.0
<b>LCGDO</b>	Length dependence of Cgdo	None	0.0
<b>LCLM1</b>	Length dependence of Clm1	None	0.0
<b>LCLM2</b>	Length dependence of Clm2	None	0.0
<b>LCLM3</b>	Length dependence of Clm3	None	0.0
<b>LWFC</b>	Length dependence of Wfc	None	0.0
<b>LGIDL1</b>	Length dependence of GIDL1	None	0.0
<b>LGIDL2</b>	Length dependence of GIDL2	None	0.0
<b>LGLEAK1</b>	Length dependence of Gleak1	None	0.0
<b>LGLEAK2</b>	Length dependence of Gleak2	None	0.0
<b>LGLEAK3</b>	Length dependence of Gleak3	None	0.0
<b>LGLEAK6</b>	Length dependence of Gleak6	None	0.0

<b>LGLKSD1</b>	Length dependence of Glksd1	None	0.0
<b>LGLKSD2</b>	Length dependence of Glksd2	None	0.0
<b>LGLKB1</b>	Length dependence of Glkb1	None	0.0
<b>LGLKB2</b>	Length dependence of Glkb2	None	0.0
<b>LNFTRP</b>	Length dependence of Nftrp	None	0.0
<b>LNFALP</b>	Length dependence of Nfalp	None	0.0
<b>LIBPC1</b>	Length dependence of lbpc1	None	0.0
<b>LIBPC2</b>	Length dependence of lbpc2	None	0.0
<b>LCGBO</b>	Length dependence of CGBO	None	0.0
<b>LCVDSOVER</b>	Length dependence of CVDSOVER	None	0.0
<b>LFALPH</b>	Length dependence of FALPH	None	0.0
<b>LNPEXT</b>	Length dependence of NPEXT	None	0.0
<b>LPOWRAT</b>	Length dependence of POWRAT	None	0.0
<b>LRD</b>	Length dependence of RD	None	0.0
<b>LRD22</b>	Length dependence of RD22	None	0.0
<b>LRD23</b>	Length dependence of RD23	None	0.0
<b>LRD24</b>	Length dependence of RD24	None	0.0
<b>LRDICT1</b>	Length dependence of RDICT1	None	0.0
<b>LRDOV13</b>	Length dependence of RDOV13	None	0.0
<b>LRDSLP1</b>	Length dependence of RDSLP1	None	0.0
<b>LRDVB</b>	Length dependence of RDVB	None	0.0
<b>LRDVD</b>	Length dependence of RDVD	None	0.0
<b>LRDVG11</b>	Length dependence of RDVG11	None	0.0
<b>LRS</b>	Length dependence of RS	None	0.0
<b>LRTH0</b>	Length dependence of RTH0	None	0.0
<b>LVOVER</b>	Length dependence of VOVER	None	0.0
<b>LJS0</b>	Length dependence of Js0	None	0.0
<b>LJS0SW</b>	Length dependence of Js0sw	None	0.0
<b>LNJ</b>	Length dependence of Nj	None	0.0
<b>LCISBK</b>	Length dependence of Cisbk	None	0.0
<b>LVDIFFJ</b>	Length dependence of Vdiffj	None	0.0

<b>LJS0D</b>	Length dependence of Js0D	None	LJS0
<b>LJS0SWD</b>	Length dependence of Js0swD	None	LJS0SW
<b>LNJD</b>	Length dependence of NjD	None	LNJ
<b>LCISBKD</b>	Length dependence of CisbkD	None	LCISBK
<b>LVDIFFJD</b>	Length dependence of VdiffjD	None	LVDIFFJ
<b>LJS0S</b>	Length dependence of Js0S	None	LJS0D
<b>LJS0SWS</b>	Length dependence of Js0swS	None	LJS0SWD
<b>LNJS</b>	Length dependence of NjS	None	LNJD
<b>LCISBKS</b>	Length dependence of Cisbks	None	LCISBKD
<b>LVDIFFJS</b>	Length dependence of VdiffjS	None	LVDIFFJD

**Table 26: HiSIM HV Width Dependence Parameters**

<b>Model Parameter</b>	<b>Description</b>	<b>Unit</b>	<b>Default</b>
<b>WVMAX</b>	Width dependence of Vmax	None	0.0
<b>WBGTMP1</b>	Width dependence of Bgtmp1	None	0.0
<b>WBGTMP2</b>	Width dependence of Bgtmp2	None	0.0
<b>WEG0</b>	Width dependence of Eg0	None	0.0
<b>WVFOVER</b>	Width dependence of Vfbover	None	0.0
<b>WNOVER</b>	Width dependence of Nover	None	0.0
<b>WNOVERS</b>	Width dependence of Nover on source side	None	0.0
<b>WWL2</b>	Width dependence of WL2	None	0.0
<b>WVFBFC</b>	Width dependence of Vfbc	None	0.0
<b>WNSUBC</b>	Width dependence of Nsubc	None	0.0
<b>WNSUBP</b>	Width dependence of Nsubp	None	0.0
<b>WSCP1</b>	Width dependence of Scp1	None	0.0
<b>WSCP2</b>	Width dependence of Scp2	None	0.0
<b>WSCP3</b>	Width dependence of Scp3	None	0.0
<b>WSC1</b>	Width dependence of Sc1	None	0.0
<b>WSC2</b>	Width dependence of Sc2	None	0.0
<b>WSC3</b>	Width dependence of Sc3	None	0.0
<b>WPGD1</b>	Width dependence of Pgd1	None	0.0

<b>WNDEP</b>	Width dependence of Ndep	None	0.0
<b>WNINV</b>	Width dependence of Ninv	None	0.0
<b>WMUECB0</b>	Width dependence of MUecb0	None	0.0
<b>WMUECB1</b>	Width dependence of MUecb1	None	0.0
<b>WMUEPH1</b>	Width dependence of MUeph1	None	0.0
<b>WVTMP</b>	Width dependence of Vtmp	None	0.0
<b>WWVTH0</b>	Width dependence of Wvth0	None	0.0
<b>WMUESR1</b>	Width dependence of MUesr1	None	0.0
<b>WMUETMP</b>	Width dependence of MUetmp	None	0.0
<b>WSUB1</b>	Width dependence of sub1	None	0.0
<b>WSUB2</b>	Width dependence of sub2	None	0.0
<b>WSVDS</b>	Width dependence of SVDS	None	0.0
<b>WSVBS</b>	Width dependence of SVBS	None	0.0
<b>WSVGS</b>	Width dependence of SVGS	None	0.0
<b>WFN1</b>	Width dependence of FN1	None	0.0
<b>WFN2</b>	Width dependence of FN2	None	0.0
<b>WFN3</b>	Width dependence of FN3	None	0.0
<b>WFBVS</b>	Width dependence of Vfbs	None	0.0
<b>WNSTI</b>	Width dependence of NSTI	None	0.0
<b>WWSTI</b>	Width dependence of Wsti	None	0.0
<b>WSCSTI1</b>	Width dependence of SCSTI1	None	0.0
<b>WSCSTI2</b>	Width dependence of SCSTI2	None	0.0
<b>WVTHSTI</b>	Width dependence of Vthsti	None	0.0
<b>WMUESTI1</b>	Width dependence of MUesti1	None	0.0
<b>WMUESTI2</b>	Width dependence of MUesti2	None	0.0
<b>WMUESTI3</b>	Width dependence of MUesti3	None	0.0
<b>WNSUBPSTI1</b>	Width dependence of Nsubpsti1	None	0.0
<b>WNSUBPSTI2</b>	Width dependence of Nsubpsti2	None	0.0
<b>WNSUBPSTI3</b>	Width dependence of Nsubpsti3	None	0.0
<b>WCGSO</b>	Width dependence of Cgso	None	0.0
<b>WCGDO</b>	Width dependence of Cgdo	None	0.0

<b>WCLM1</b>	Width dependence of Clm1	None	0.0
<b>WCLM2</b>	Width dependence of Clm2	None	0.0
<b>WCLM3</b>	Width dependence of Clm3	None	0.0
<b>WWFC</b>	Width dependence of Wfc	None	0.0
<b>WGIDL1</b>	Width dependence of GIDL1	None	0.0
<b>WGIDL2</b>	Width dependence of GIDL2	None	0.0
<b>WGLEAK1</b>	Width dependence of Gleak1	None	0.0
<b>WGLEAK2</b>	Width dependence of Gleak2	None	0.0
<b>WGLEAK3</b>	Width dependence of Gleak3	None	0.0
<b>WGLEAK6</b>	Width dependence of Gleak6	None	0.0
<b>WGLKSD1</b>	Width dependence of Glksd1	None	0.0
<b>WGLKSD2</b>	Width dependence of Glksd2	None	0.0
<b>WGLKB1</b>	Width dependence of Glkb1	None	0.0
<b>WGLKB2</b>	Width dependence of Glkb2	None	0.0
<b>WNFTRP</b>	Width dependence of Nftrp	None	0.0
<b>WNFALP</b>	Width dependence of Nfalp	None	0.0
<b>WIBPC1</b>	Width dependence of lbpc1	None	0.0
<b>WIBPC2</b>	Width dependence of lbpc2	None	0.0
<b>WCGBO</b>	Width dependence of CGBO	None	0.0
<b>WCVDSOVER</b>	Width dependence of CVDSEVER	None	0.0
<b>WFALPH</b>	Width dependence of FALPH	None	0.0
<b>WNPEXT</b>	Width dependence of NPEXT	None	0.0
<b>WPOWRAT</b>	Width dependence of POWRAT	None	0.0
<b>WRD</b>	Width dependence of RD	None	0.0
<b>WRD22</b>	Width dependence of RD22	None	0.0
<b>WRD23</b>	Width dependence of RD23	None	0.0
<b>WRD24</b>	Width dependence of RD24	None	0.0
<b>WRDICT1</b>	Width dependence of RDICT1	None	0.0
<b>WRDOV13</b>	Width dependence of RDOV13	None	0.0
<b>WRDSLP1</b>	Width dependence of RDSLP1	None	0.0
<b>WRDVB</b>	Width dependence of RDVB	None	0.0
<b>WRDVD</b>	Width dependence of RDVD	None	0.0



<b>WRDVG11</b>	Width dependence of RDVG11	None	0.0
<b>WRS</b>	Width dependence of RS	None	0.0
<b>WRTH0</b>	Width dependence of RTH0	None	0.0
<b>WVOVER</b>	Width dependence of VOVER	None	0.0
<b>WJS0</b>	Width dependence of Js0	None	0.0
<b>WJS0SW</b>	Width dependence of Js0sw	None	0.0
<b>WNJ</b>	Width dependence of Nj	None	0.0
<b>WCISBK</b>	Width dependence of Cisbk	None	0.0
<b>WVDIFFJ</b>	Width dependence of Vdiffj	None	0.0
<b>WJS0D</b>	Width dependence of Js0D	None	WJS0
<b>WJS0SWD</b>	Width dependence of Js0swD	None	WJS0SW
<b>WNJD</b>	Width dependence of NjD	None	WNJ
<b>WCISBKD</b>	Width dependence of CisbkD	None	WCISBK
<b>WVDIFFJD</b>	Width dependence of VdiffjD	None	WVDIFFJ
<b>WJS0S</b>	Width dependence of Js0S	None	WJS0D
<b>WJS0SWS</b>	Width dependence of Js0swS	None	WJS0SWD
<b>WNJS</b>	Width dependence of NjS	None	WNJD
<b>WCISBKs</b>	Width dependence of Cisbks	None	WCISBKD
<b>WVDIFFJS</b>	Width dependence of VdiffjS	None	WVDIFFJD

**Table 27: HiSIM HV Cross Dependence Parameters**


<b>Model Parameter</b>	<b>Description</b>	<b>Unit</b>	<b>Default</b>
<b>PVMAX</b>	Cross dependence of Vmax	None	0.0
<b>PBGTMP1</b>	Cross dependence of Bgtmp1	None	0.0
<b>PBGTMP2</b>	Cross dependence of Bgtmp2	None	0.0
<b>PEG0</b>	Cross dependence of Eg0	None	0.0
<b>PVFB OVER</b>	Cross dependence of Vfbover	None	0.0
<b>PNOVER</b>	Cross dependence of Nover	None	0.0
<b>PNOVERS</b>	Cross dependence of Nover on source side	None	0.0
<b>PWL2</b>	Cross dependence of WL2	None	0.0
<b>PVFC</b>	Cross dependence of Vfbc	None	0.0

<b>PNSUBC</b>	Cross dependence of Nsubc	None	0.0
<b>PNSUBP</b>	Cross dependence of Nsubp	None	0.0
<b>PSCP1</b>	Cross dependence of Scp1	None	0.0
<b>PSCP2</b>	Cross dependence of Scp2	None	0.0
<b>PSCP3</b>	Cross dependence of Scp3	None	0.0
<b>PSC1</b>	Cross dependence of Sc1	None	0.0
<b>PSC2</b>	Cross dependence of Sc2	None	0.0
<b>PSC3</b>	Cross dependence of Sc3	None	0.0
<b>PPGD1</b>	Cross dependence of Pgd1	None	0.0
<b>PNDEP</b>	Cross dependence of Ndep	None	0.0
<b>PNINV</b>	Cross dependence of Ninv	None	0.0
<b>PMUECB0</b>	Cross dependence of MUecb0	None	0.0
<b>PMUECB1</b>	Cross dependence of MUecb1	None	0.0
<b>PMUEPH1</b>	Cross dependence of MUeph1	None	0.0
<b>PVTMP</b>	Cross dependence of Vtmp	None	0.0
<b>PWVTH0</b>	Cross dependence of Wvth0	None	0.0
<b>PMUESR1</b>	Cross dependence of MUsr1	None	0.0
<b>PMUETMP</b>	Cross dependence of MUetmp	None	0.0
<b>PSUB1</b>	Cross dependence of sub1	None	0.0
<b>PSUB2</b>	Cross dependence of sub2	None	0.0
<b>PSVDS</b>	Cross dependence of SVDS	None	0.0
<b>PSVBS</b>	Cross dependence of SVBS	None	0.0
<b>PSVGS</b>	Cross dependence of SVGS	None	0.0
<b>PFN1</b>	Cross dependence of FN1	None	0.0
<b>PFN2</b>	Cross dependence of FN2	None	0.0
<b>PFN3</b>	Cross dependence of FN3	None	0.0
<b>PFVBS</b>	Cross dependence of Vfbs	None	0.0
<b>PNSTI</b>	Cross dependence of NSTI	None	0.0
<b>PWSTI</b>	Cross dependence of Wsti	None	0.0
<b>PSCSTI1</b>	Cross dependence of SCSTI1	None	0.0
<b>PSCSTI2</b>	Cross dependence of SCSTI2	None	0.0
<b>PVTHSTI</b>	Cross dependence of Vthsti	None	0.0

<b>PMUESTI1</b>	Cross dependence of MUesti1	None	0.0
<b>PMUESTI2</b>	Cross dependence of MUesti2	None	0.0
<b>PMUESTI3</b>	Cross dependence of MUesti3	None	0.0
<b>PNSUBPSTI1</b>	Cross dependence of Nsubpsti1	None	0.0
<b>PNSUBPSTI2</b>	Cross dependence of Nsubpsti2	None	0.0
<b>PNSUBPSTI3</b>	Cross dependence of Nsubpsti3	None	0.0
<b>PCGSO</b>	Cross dependence of Cgso	None	0.0
<b>PCGDO</b>	Cross dependence of Cgdo	None	0.0
<b>PCLM1</b>	Cross dependence of Clm1	None	0.0
<b>PCLM2</b>	Cross dependence of Clm2	None	0.0
<b>PCLM3</b>	Cross dependence of Clm3	None	0.0
<b>PWFC</b>	Cross dependence of Wfc	None	0.0
<b>PGIDL1</b>	Cross dependence of GIDL1	None	0.0
<b>PGIDL2</b>	Cross dependence of GIDL2	None	0.0
<b>PGLEAK1</b>	Cross dependence of Gleak1	None	0.0
<b>PGLEAK2</b>	Cross dependence of Gleak2	None	0.0
<b>PGLEAK3</b>	Cross dependence of Gleak3	None	0.0
<b>PGLEAK6</b>	Cross dependence of Gleak6	None	0.0
<b>PGLKSD1</b>	Cross dependence of Glksd1	None	0.0
<b>PGLKSD2</b>	Cross dependence of Glksd2	None	0.0
<b>PGLKB1</b>	Cross dependence of Glkb1	None	0.0
<b>PGLKB2</b>	Cross dependence of Glkb2	None	0.0
<b>PNFTRP</b>	Cross dependence of Nftrp	None	0.0
<b>PNFALP</b>	Cross dependence of Nfalp	None	0.0
<b>PIBPC1</b>	Cross dependence of lbpc1	None	0.0
<b>PIBPC2</b>	Cross dependence of lbpc2	None	0.0
<b>PCGBO</b>	Cross dependence of CGBO	None	0.0
<b>PCVDSOVER</b>	Cross dependence of CVDSOVER	None	0.0
<b>PFALPH</b>	Cross dependence of FALPH	None	0.0
<b>PNPEXT</b>	Cross dependence of NPEXT	None	0.0
<b>PPOWRAT</b>	Cross dependence of POWRAT	None	0.0

<b>PRD</b>	Cross dependence of RD	None	0.0
<b>PRD22</b>	Cross dependence of RD22	None	0.0
<b>PRD23</b>	Cross dependence of RD23	None	0.0
<b>PRD24</b>	Cross dependence of RD24	None	0.0
<b>PRDICT1</b>	Cross dependence of RDICT1	None	0.0
<b>PRDOV13</b>	Cross dependence of RDOV13	None	0.0
<b>PRDSLP1</b>	Cross dependence of RDSLP1	None	0.0
<b>PRDVB</b>	Cross dependence of RDVB	None	0.0
<b>PRDVD</b>	Cross dependence of RDVD	None	0.0
<b>PRDVG11</b>	Cross dependence of RDVG11	None	0.0
<b>PRS</b>	Cross dependence of RS	None	0.0
<b>PRTH0</b>	Cross dependence of RTH0	None	0.0
<b>PVOVER</b>	Cross dependence of VOVER	None	0.0
<b>PJS0</b>	Cross dependence of Js0	None	0.0
<b>PJS0SW</b>	Cross dependence of Js0sw	None	0.0
<b>PNJ</b>	Cross dependence of Nj	None	0.0
<b>PCISBK</b>	Cross dependence of Cisbk	None	0.0
<b>PVDIFFJ</b>	Cross dependence of Vdiffj	None	0.0
<b>PJS0D</b>	Cross dependence of Js0D	None	PJS0
<b>PJS0SWD</b>	Cross dependence of Js0swD	None	PJS0SW
<b>PNJD</b>	Cross dependence of NjD	None	PNJ
<b>PCISBKD</b>	Cross dependence of CisbkD	None	PCISBK
<b>PVDIFFJD</b>	Cross dependence of VdiffjD	None	PVDIFFJ
<b>PJS0S</b>	Cross dependence of Js0S	None	PJS0D
<b>PJS0SWS</b>	Cross dependence of Js0swS	None	PJS0SWD
<b>PNJS</b>	Cross dependence of NjS	None	PNJD
<b>PCISBKS</b>	Cross dependence of CisbkS	None	PCISBKD
<b>PVDIFFJS</b>	Cross dependence of VdiffjS	None	PVDIFFJD

## MOSFET Instance, UTSOI Local Model (Level 76)



### UTSOI Local Model MOSFET Instance Netlist Syntax

The syntax for a Level 76 UTSOI local model MOSFET instance is:

```
Mxxxx nd ng ns nb modelname
[ADRAIN=val] [ASOURCE=val] [PDRAIN=val] [PSOURCE=val]
[MULT=val]
```

*nd* is the drain node, *ng* is the gate node, *ns* is the source node, and *nb* is the bulk or substrate node of the MOSFET. *modelname* is the name of a Level 76 UTSOI MOSFET local model (with model parameter **SWSCALE=0**) defined in a .MODEL statement elsewhere in the netlist.

**Table 1: Level 76 UTSOI Local Model MOSFET Instance Parameters**

Instance Parameter	Description	Unit	Default
<b>ADRAIN</b>	Drain region area	Meter <sup>2</sup>	1.0e-12
<b>ASOURCE</b>	Source region area	Meter <sup>2</sup>	1.0e-12
<b>PDRAIN</b>	Drain region perimeter	Meter	1.0e-6
<b>PSOURCE</b>	Source region perimeter	Meter	1.0e-6
<b>MULT</b>	Multiplier for multiple parallel transistors	None	1.0

### UTSOI MOSFET Local Model (Level 76, SWSCALE=0)

The syntax for a Level 76 LETI-UTSOI local model MOSFET model is:

```
.MODEL modelName NMOS LEVEL=76 SWSCALE=0
```

```
+ [(parameter=val) ... ( )]
```

or

```
.MODEL modelName PMOS LEVEL=76 SWSCALE=0
```

```
+ [(parameter=val) ... ( )]
```

*modelName* is the name used by MOSFET instances to refer to this .MODEL statement. The **LEVEL=76** entry (plus the model parameter **SWSCALE=0**) selects the LETI-UTSOI MOSFET local model.

```
UTSOI Model Version 1.1.4
Ultra Thin Fully Depleted SOI MOSFET Model
Copyright CAE LETI 2012
```

This model is for undoped ultra-thin film SOI MOSFET. The model includes:

- Specific surface potential equations for FDSOI with interface coupling
- Specific current expression for FDSOI
- Field-dependent mobility including remote coulomb scattering
- Quantum effect
- Velocity saturation
- Conductance effects (CLM, DIBL, etc.)
- Series-resistance with gate voltage dependence
- Short-channel effects
- Overlap capacitances (SP-based)
- Gate leakage current
- Gate-induced drain/source leakage (GIDL, GISL)
- Self heating effect
- Global parameters (see Global Instance and Model)
- Narrow-width effects
- Stress model
- Noise (1/f, thermal, induced gate and shot noise)

**Table 1: Level 76 UTSOI MOSFET Local Model Selector Parameters**

Model Parameter	Description	Unit	Default
<b>LEVEL</b>	76 is required to select the UTSOI MOSFET model. The model parameter <b>SWSCALE=0</b> selects the local	None	1 (default if LEVEL

	model over the global model.		parameter is omitted)
<b>TYPE</b>	Channel type, +1 = NMOS, -1 = PMOS	None	+1
<b>TR</b>	Nominal reference temperature	°C	21.0
<b>SWSCALE</b>	Selector for model: 0=local, 1=global	None	0 is required to select the local model
<b>VERSION</b>	Model version	None	1.14
<b>SWIGATE</b>	Flag for gate current (0 = off)	None	0
<b>SWGIDL</b>	Flag for GIDL/GISL current (0 = off)	None	0
<b>SWSHE</b>	Selector for self-heating effect (0 = off)	None	0
<b>SWRSMOD</b>	Flag for access resistance (1 = with internal nodes, 0 = without internal nodes)	None	0
<b>SWIGN</b>	Flag for induced gate noise model (1 = with, 0 = without)	None	1

Table 2: Level 69 PSP 103.1 MOSFET Local Model Process Parameters

Model Parameter	Description	Unit	Default
<b>VFB</b>	Flat-band voltage at reference temperature	Volt	0.0
<b>STVFB</b>	Temperature dependence of flat-band voltage	Volt/°K	5.0e-4
<b>TOX</b>	Gate oxide thickness	Meter	2.0e-9
<b>EPSROX</b>	Relative permittivity of gate dielectric	None	3.9
<b>TSI</b>	Silicon film thickness	Meter	1e-8
<b>EPSRSI</b>	Relative permittivity of gate dielectric	None	11.8
<b>EG</b>	Band gap of silicon film at 300K	Volt	1.179
<b>STEG1</b>	1st temperature coefficient of EG	Volt/°C	9.025e-5
<b>STEG2</b>	2nd temperature coefficient of EG	Volt/°C <sup>2</sup>	3.05e-7
<b>NI</b>	Intrinsic doping of silicon film at 300K	cm <sup>-3</sup>	1.45e10
<b>STNI</b>	Temperature dependence of NI	None	1.5
<b>TBOX</b>	Buried oxide thickness	Meter	1e-7
<b>NSI</b>	Lightly silicon film doping, 0 = undoped	cm <sup>-3</sup>	0

<b>NSUB</b>	Substrate doping, (negative value = NMOS, positive value = PMOS)	1/cm <sup>3</sup>	3.0e18
<b>DVFBB</b>	Offset of back-gate flat-band voltage	Volt	0
<b>CT</b>	Interface states factor	None	0.0
<b>TOXOV</b>	Overlap oxide thickness	Meter	2.0e-9
<b>NOV</b>	Effective doping of overlap-ldd region (0 = no doping effect)	1/cm <sup>3</sup>	0

**Table 3: Level 76 UTSOI MOSFET Local Model Quantum Effect Parameters**

Model Parameter	Description	Unit	Default
<b>QMC</b>	Quantum correction factor	None	1

**Table 4: Level 76 UTSOI MOSFET Local Model Interface Coupling Parameters**

Model Parameter	Description	Unit	Default
<b>CIC</b>	Substrate bias dependence factor of interface coupling	None	1.0

**Table 5: Level 76 UTSOI MOSFET Local Model Short Channel Effect Parameters**

Model Parameter	Description	Unit	Default
<b>PSCE</b>	Short-channel effect parameter above threshold	None	0.0

**Table 6: Level 76 UTSOI MOSFET Local Model DIBL Parameters**

Model Parameter	Description	Unit	Default
<b>CF</b>	DIBL parameter	1/Volt	0.0
<b>CFB</b>	Substrate bias dependence of CF	1/Volt	0.0
<b>STCF</b>	Temperature dependence of CF	None	0.0

**Table 7: Level 76 UTSOI MOSFET Local Model Mobility Parameters**

Model Parameter	Description	Unit	Default
-----------------	-------------	------	---------



<b>BETN</b>	Product of channel aspect ratio and zero-field mobility at TR.	Meter <sup>2</sup> /Volt/Second	5.0e-2
<b>STBET</b>	Temperature dependence of BETN		1.0
<b>MUE</b>	Mobility reduction coefficient at reference temperature	Meter/Volt	0.5
<b>STMUE</b>	Temperature dependence of MUE	None	0.0
<b>THEMU</b>	Mobility reduction exponent at reference temperature	None	1.5
<b>STTHEMU</b>	Temperature dependence of mobility reduction exponent THEMU	None	1.5
<b>CS</b>	Coulomb scattering parameter at reference temperature	None	0.0
<b>CSB</b>	Substrate bias dependence of CS	None	0.0
<b>THECS</b>	Remote Coulomb scattering exponent at TR	None	1.5
<b>STTHECS</b>	Temperature dependence of THECS	None	1.5
<b>STCS</b>	Temperature dependence of CS	None	0.0
<b>XCOR</b>	Non-universality parameter	1/Volt	0.0
<b>STXCOR</b>	Temperature dependence of XCOR	None	0.0
<b>FETA</b>	Effective field parameter	None	1.0

Table 8: Level 76 UTSOI MOSFET Local Model Series Resistance Parameters

Model Parameter	Description	Unit	Default
<b>RS</b>	Source/drain series resistance at reference temperature	Ohm	30.0
<b>RSG</b>	Gate-bias dependence of RS	None	0.0
<b>THERSG</b>	Gate bias dependence exponent of RS	None	2.0
<b>STRS</b>	Temperature dependence of RS	None	1.0

Table 9: Level 76 UTSOI MOSFET Local Model Velocity Saturation Parameters

Model Parameter	Description	Unit	Default
<b>THESAT</b>	Velocity saturation parameter at reference temperature	1/Volt	0.0
<b>STTHESAT</b>	Temperature dependence of THESAT	None	1.0
<b>THESATB</b>	Back-bias dependence of velocity saturation	None	0.0

<b>THESATG</b>	Gate-bias dependence of velocity saturation	1/Volt	0.0
----------------	---	--------	-----

**Table 10: Level 76 UTSOI MOSFET Local Model Saturation Voltage Parameter**

Model Parameter	Description	Unit	Default
<b>AX</b>	Linear/saturation transition factor	None	10.0

**Table 11: Level 76 UTSOI MOSFET Local Model Channel Length Modulation Parameters**

Model Parameter	Description	Unit	Default
<b>ALP</b>	CLM prefactor		0.0
<b>ALP1</b>	CLM enhancement factor above threshold	Volt	0.0
<b>VP</b>	CLM logarithmic dependence factor	Volt	0.05

**Table 12: Level 76 UTSOI MOSFET Local Model Gate Current Parameters**

Model Parameter	Description	Unit	Default
<b>GCO</b>	Gate tunneling energy adjustment	None	0.0
<b>IGINV</b>	Gate to channel current prefactor in inversion	Ampere	0.0
<b>IGOVINV</b>	Gate to overlap current prefactor in inversion	Ampere	0.0
<b>IGOVACC</b>	Gate to overlap current prefactor in accumulation	Ampere	0.0
<b>GC2CH</b>	Gate current slope factor for gate to channel current	None	0.375
<b>GC3CH</b>	Gate current curvature factor for gate to channel current	None	0.063
<b>GC2OV</b>	Gate current slope factor for overlap currents	None	0.375
<b>GC3OV</b>	Gate current curvature factor for overlap currents	None	0.063
<b>STIG</b>	Temperature dependence of gate current	None	2.0
<b>CHIB</b>	Tunneling barrier height	Volt	3.1

**Table 13: Level 76 UTSOI MOSFET Local Model Gate-Induced Drain Leakage Parameters**

Model Parameter	Description	Unit	Default
AGIDL	GIDL prefactor	Ampere/Volt <sup>3</sup>	0.0
BGIDL	GIDL probability factor at reference temperature	Volt	41.0
STBGIDL	Temperature dependence of BGIDL	Volt/°K	0.0
CGIDL	Back-bias dependence of GIDL	None	0.0

**Table 14: Level 76 UTSOI MOSFET Local Model Charge Model Parameters**

Model Parameter	Description	Unit	Default
COX	Oxide capacitance for intrinsic channel	Farad	1e-14
CBOX	Unit area buried oxide capacitance of drain/source region	Farad/Meter <sup>2</sup>	5.0e-4
CGBOV	Oxide capacitance for gate-substrate overlap	Farad	0.0
COV	Overlap capacitance by side (Version 1.12 and later)	Farad	0.0
CFR	Outer fringe capacitance by side	Farad	0.0
CSDO	Outer drain-source capacitance for drain side	Farad	0.0
CSDBP	Drain/source to substrate perimeter capacitance	Farad/Meter	0.0

**Table 15: Level 76 UTSOI MOSFET Local Model Self Heating Parameters**


Model Parameter	Description	Unit	Default
RTH	Substrate thermal resistance	°C/W	1500
STRTH	Temperature dependence of RTH	None	0.0
CTH	Substrate thermal capacitance	W-s/°C	5e-10

**Table 16: Level 69 PSP 103.1 MOSFET Local Model Noise Model Parameters**

Model Parameter	Description	Unit	Default
-----------------	-------------	------	---------

<b>FNT</b>	Thermal noise coefficient	None	1.0
<b>NFA</b>	First coefficient of flicker noise	1/Volt-Meter <sup>4</sup>	8.0e22
<b>NFB</b>	Second coefficient of flicker noise	1/Volt-Meter <sup>2</sup>	3.0e7
<b>NFC</b>	Third coefficient of flicker noise	1/Volt	0.0
<b>EF</b>	Flicker noise frequency exponent	None	1.0

## MOSFET Instance, UTSOI Global Model (Level 76)



### UTSOI Global Model MOSFET Instance Netlist Syntax

The syntax for a Level 76 UTSOI global model MOSFET instance is:

```

Mxxxx nd ng ns nb modelname
[L=length] [W=width]
[ABSOURCE=val] [LSSOURCE=val] [LGSOURCE=val]
[ABDRAIN=val] [LSDRAIN=val] [LGDRAIN=val]
[SA=val] [SB=val] [SC=val] [SD=val]
[SCA=val] [SCB=val] [SCC=val] [NRS=val] [NRD=val]
[DELVTO=val] [FACTUO=val] [NGCON=val] [XGW=val]
[NF=val] [MULT=val]

```

*nd* is the drain node, *ng* is the gate node, *ns* is the source node, and *nb* is the bulk or substrate node of the MOSFET. *modelname* is the name of a Level 76 UTSOI MOSFET global model (with model parameter **SWSCALE=1**) defined in a .MODEL statement elsewhere in the netlist.

Table 1: Level 76 UTSOI Geometric Model MOSFET Instance Parameters

Instance Parameter	Description	Unit	Default
<b>L</b>	Drawn channel length	Meter	1.0e-6
<b>W</b>	Drawn channel width	Meter	1.0e-6
<b>ADRAIN</b>	Drain region area	Meter <sup>2</sup>	1.0e-12
<b>ASOURCE</b>	Source region area	Meter <sup>2</sup>	1.0e-12
<b>PDRAIN</b>	Drain region perimeter	Meter	1.0e-6
<b>PSOURCE</b>	Source region perimeter	Meter	1.0e-6
<b>DELVTO</b>	Threshold voltage shift factor	V	0.0
<b>FACTUO</b>	Zero-field mobility prefactor	None	1
<b>SA</b>	Distance between OD-edge and poly at source side	Meter	0.0
<b>SB</b>	Distance between OD-edge and poly at drain side	Meter	0.0
<b>SD</b>	Distance between neighboring fingers	Meter	0
<b>NF</b>	Number of fingers; internally rounded to the nearest integer	None	1
<b>MULT</b>	Multiplier for multiple parallel transistors	None	1.0

## UTSOI MOSFET Global Model (Level 76, SWSCALE=1)

The syntax for a Level 76 UTSOI global model MOSFET model is:

```
.MODELmodelName NMOS LEVEL=76 SWSCALE=1
```

```
+ [(parameter=val] ... [)]
```

or

```
.MODELmodelName PMOS LEVEL=76 SWSCALE=1
```

```
+ [(parameter=val] ... [)]
```

*modelName* is the name used by MOSFET instances to refer to this .MODEL statement. The **LEVEL=76** entry (plus the model parameter **SWSCALE=1**) selects the UTSOI MOSFET global model.

UTSOI Model Version 1.1.4  
 Ultra Thin Fully Depleted SOI MOSFET Model  
 Copyright CAE LETI 2012

This model is for undoped ultra-thin film SOI MOSFET. The model includes:

- Specific surface potential equations for FDSOI with interface coupling
- Specific current expression for FDSOI
- Field-dependent mobility including remote coulomb scattering
- Quantum effect
- Velocity saturation
- Conductance effects (CLM, DIBL, etc.)
- Series-resistance with gate voltage dependence
- Short-channel effects
- Overlap capacitances (SP-based)
- Gate leakage current
- Gate-induced drain/source leakage (GIDL, GISL)
- Self heating effect
- Global parameters
- Narrow-width effects
- Stress model
- Noise (1/f, thermal, induced gate and shot noise)

**Table 1: Level 76 UTSOI MOSFET Global Model Selector Parameters**

Model Parameter	Description	Unit	Default
<b>LEVEL</b>	76 is required to select the UTSOI MOSFET model. The model parameter <b>SWSCALE=0</b> selects the local model over the global model.	None	1 (default if LEVEL parameter is omitted)
<b>TYPE</b>	Channel type, +1 = NMOS, -1 = PMOS	None	+1
<b>TR</b>	Nominal reference temperature	°C	21.0
<b>SWSCALE</b>	Selector for model: 0=local, 1=global	None	1 is required to select the global model
<b>VERSION</b>	Model version	None	1.14
<b>SWIGATE</b>	Flag for gate current (0 = off)	None	0
<b>SWGIDL</b>	Flag for GIDL/GISL current (0 = off)	None	0

<b>SWSHE</b>	Selector for self-heating effect (0 = off)	None	0
<b>SWRSMOD</b>	Flag for access resistance (1 = with internal nodes, 0 = without internal nodes)	None	0
<b>SWIGN</b>	Flag for induced gate noise model (1 = with, 0 = without)	None	1

**Table 2: Level 76 UTSOI MOSFET Global Model Scaling Parameters**

<b>Model Parameter</b>	<b>Description</b>	<b>Unit</b>	<b>Default</b>
<b>LVARO</b>	Geometry-independent difference between physical and drawn gate length	Meter	0.0
<b>LVARL</b>	Length dependence of LPS	None	0.0
<b>LVARW</b>	Width dependence of LPS	None	0.0
<b>LAP</b>	Effective channel length reduction per side	Meter	0.0
<b>WVARO</b>	Geometry-independent difference between physical and drawn field-oxide opening	Meter	0.0
<b>WVARL</b>	Length dependence of WOD	None	0.0
<b>WVARW</b>	Width dependence of WOD	None	0.0
<b>WOT</b>	Effective channel width reduction per side	Meter	0.0
<b>DLQ</b>	Effective channel length offset for CV	Meter	0.0
<b>DWQ</b>	Effective channel width offset for CV	Meter	0.0

**Table 3: Level 76 UTSOI Global Model MOSFET Stress Model Parameters**

<b>Model Parameter</b>	<b>Description</b>	<b>Unit</b>	<b>Default</b>
<b>SAREF</b>	Reference distance between OD edge and poly from one side	Meter	1e-6
<b>SBREF</b>	Reference distance between OD edge and poly on the other side	Meter	1e-6
<b>WLOD</b>	Width parameter	Meter	0.0
<b>KUO</b>	Mobility degradation/enhancement coefficient	Meter	0.0
<b>KVSAT</b>	Saturation velocity degradation/enhancement parameter	Meter	0.0

<b>TKUO</b>	Temperature coefficient of KUO	None	0.0
<b>LKUO</b>	Length dependence of KUO	None	0.0
<b>WKUO</b>	Width dependence of KUO	None	0.0
<b>PKUO</b>	Cross-term dependence of KUO	None	0.0
<b>LLODKUO</b>	Length parameter for mobility stress effect	None	0.0
<b>WLODKUO</b>	Width parameter for mobility stress effect	None	0.0
<b>KVTHO</b>	Threshold shift parameter	Volt-Meter	0.0
<b>LKVTHO</b>	Length dependence of KVTHO	None	0.0
<b>WKVTHO</b>	Width dependence of KVTHO	None	0.0
<b>PKVTHO</b>	Cross-term dependence of KVTHO	None	0.0
<b>LLODVTH</b>	Length parameter for threshold voltage stress effect	None	0.0
<b>WLODVTH</b>	Width parameter for threshold voltage stress effect	None	0.0
<b>STETAO</b>	ETAO shift factor related to threshold voltage change	Meter	0.0
<b>LODETAO</b>	ETAO shift modification factor	None	1.0

**Table 4: Level 76 UTSOI MOSFET Global Model Process Parameters**

<b>Model Parameter</b>	<b>Description</b>	<b>Unit</b>	<b>Default</b>
<b>VFBO</b>	Geometry-independent flat-band voltage at reference temperature	Volt	0.0
<b>VFBL</b>	Length dependence of flat-band voltage	None	0.0
<b>VFBLEXP</b>	Exponent describing length dependence of VFB	None	1.0
<b>VFBW</b>	Width dependence of flat-band voltage	None	0.0
<b>VFBLW</b>	Area dependence of flat-band voltage	None	0.0
<b>STVFBO</b>	Geometry-independent temperature dependence of flat-band voltage	Volt/°K	5.0e-4
<b>STVFBL</b>	Length dependence of temperature dependence of flat-band voltage	None	0.0
<b>STVFBW</b>	Width dependence of temperature dependence of flat-band voltage	None	0.0
<b>STVFBLW</b>	Area dependence of temperature dependence of flat-band voltage	None	0.0



<b>TOXO</b>	Gate oxide thickness	Meter	2.0e-9
<b>EPSROXO</b>	Relative permittivity of gate dielectric	None	3.9
<b>TSIO</b>	Silicon film thickness	Meter	1e-8
<b>EPSRSIO</b>	Relative permittivity of gate dielectric	None	11.8
<b>EGO</b>	Band gap of silicon film at 300K	Volt	1.179
<b>STEG10</b>	1st temperature coefficient of EG	Volt/ °C	9.025e-5
<b>STEG20</b>	2nd temperature coefficient of EG	Volt/ °C <sup>2</sup>	3.05e-7
<b>NIO</b>	Intrinsic doping of silicon film at 300K	cm <sup>-3</sup>	1.45e10
<b>STNIO</b>	Temperature dependence of NI	None	1.5
<b>TBOXO</b>	Buried oxide thickness	Meter	1e-7
<b>NSIO</b>	Lightly silicon film doping, 0=intrinsic doping	cm <sup>-3</sup>	0.0
<b>NSUB0</b>	Substrate doping (negative value = N-type, positive value = P-type)	cm <sup>-3</sup>	1e18
<b>DVFBBO</b>	Offset of back-gate flat-band voltage	Volt	0.0
<b>CTO</b>	Geometry-independent part of interface states factor CT	None	0.0
<b>TOXOVO</b>	Overlap oxide thickness	Meter	2.0e-9
<b>LOV</b>	Overlap length for overlap capacitance	Meter	0.0
<b>NOVO</b>	Effective doping of overlap region	1/cm <sup>3</sup>	0.0

**Table 5: Level 76 UTSOI MOSFET Global Model Quantum Effect Parameters**

Model Parameter	Description	Unit	Default
<b>QMC</b>	Quantum correction factor	None	1

**Table 6: Level 76 UTSOI Global Model MOSFET Interface Coupling Parameters**

Model Parameter	Description	Unit	Default
<b>CICO</b>	Geometry-independent part of back-gate-bias dependence factor of interface coupling	None	1.0
<b>CICL</b>	Length dependence of CIC	None	0.0

<b>CICLEXP</b>	Exponent describing length dependence of CIC	None	1.0
<b>CICW</b>	Width dependence of CIC	None	0.0
<b>CICLW</b>	Area dependence of CIC	None	0.0

**Table 7: Level 76 UTSOI Global Model MOSFET SCE Parameters**

Model Parameter	Description	Unit	Default
<b>PSCEL</b>	Length dependence of PSCE	None	0.0
<b>PSCELEXP</b>	Exponent describing length dependence of PSCE	None	1.0
<b>PSCEW</b>	Width dependence of PSCE	None	0.0

**Table 8: Level 76 UTSOI Global Model MOSFET DIBL Parameters**

Model Parameter	Description	Unit	Default
<b>CFL</b>	Length dependence of DIBL factor CF	1/Volt	0.0
<b>CFLEXP</b>	Exponent describing length dependence of CF	None	2.0
<b>CFW</b>	Width dependence of CF	None	0.0
<b>CFBO</b>	Substrate bias dependence of CF	None	0.0
<b>STCFBO</b>	Temperature dependence of CF	None	0.0

**Table 9: Level 76 UTSOI Global Model MOSFET Mobility Parameters**

Model Parameter	Description	Unit	Default
<b>UO</b>	Zero-field mobility at reference temperature	Meter <sup>2</sup> /Volt/Second	5.0e-2
<b>BETNL</b>	2nd-order length dependence of BETN	None	0.0
<b>BETNLEXP</b>	Exponent for 2nd-order length dependence of BETN	None	1.0
<b>BETNW</b>	2nd-order width dependence of BETN	None	0.0
<b>STBETO</b>	Geometry-independent temperature dependence of BETN	None	1.0
<b>STBETL</b>	Length dependence of temperature dependence of BETN	None	0.0
<b>STBETW</b>	Width dependence of temperature dependence of	None	0.0

	BETN		
<b>STBETLW</b>	Area dependence of temperature dependence of BETN	None	0.0
<b>MUEO</b>	Geometry-independent mobility reduction coefficient MUE at reference temperature	Meter/Volt	0.5
<b>STMUEO</b>	Temperature dependence of MUE	None	0.0
<b>THEMUO</b>	Mobility reduction exponent at reference temperature	None	1.5
<b>STTHEMUO</b>	Temperature dependence of mobility reduction exponent THEMU	None	1.5
<b>CSO</b>	Geometry-independent Coulomb scattering parameter CS at reference temperature	None	0.0
<b>CSL</b>	Length dependence of Coulomb scattering parameter CS	None	0.0
<b>CSLEXP</b>	Exponent for length dependence of CS	None	1.0
<b>CSW</b>	Width dependence of Coulomb scattering parameter CS	None	0.0
<b>CSLW</b>	Area dependence of Coulomb scattering parameter CS	None	0.0
<b>CSBO</b>	Back bias dependence of CS	None	0.0
<b>THECSO</b>	Remote Coulomb scattering exponent at TR	None	1.5
<b>STCSO</b>	Temperature dependence of CS	None	0.0
<b>STTHECSO</b>	Temperature dependence of THECS	None	1.5
<b>XCORO</b>	Geometry-independent non-universality parameter	1/Volt	0.0
<b>XCORL</b>	Length dependence of XCOR	None	0.0
<b>XCORLEXP</b>	Exponent describing length dependence of XCOR	None	1.0
<b>XCORW</b>	Width dependence of XCOR	None	0.0
<b>XCORLW</b>	Area dependence of XCOR	None	0.0
<b>STXCORO</b>	Temperature dependence of XCOR	None	0.0
<b>FETAO</b>	Effective field parameter	None	1.0

**Table 10: Level 76 UTSOI Global Model MOSFET Series Resistance Parameters**

<b>Model Parameter</b>	<b>Description</b>	<b>Unit</b>	<b>Default</b>
<b>RSW1</b>	Source/drain series resistance for a channel width of $W_{EN}$ at	Ohm	30.0

	reference temperature		
<b>RSW2</b>	Higher-order width scaling of source/drain series resistance	None	0.0
<b>STRSO</b>	Temperature dependence of source/drain series resistance	None	1.0
<b>RSGO</b>	Gate-bias dependence of series resistance	None	0.0

**Table 11: Level 76 UTSOI Global Model MOSFET Velocity Saturation Parameters**

<b>Model Parameter</b>	<b>Description</b>	<b>Unit</b>	<b>Default</b>
<b>THESATO</b>	Geometry-independent velocity saturation parameter at reference temperature	1/Volt	0.0
<b>THESATL</b>	Length dependence of THESAT	None	0.0
<b>THESATLEXP</b>	Exponent for length dependence of THESAT	None	1.0
<b>THESATW</b>	Width dependence of THESAT	None	0.0
<b>THESATLW</b>	Area dependence of THESAT	None	0.0
<b>THESATGO</b>	Geometry-independent gate-bias dependence of velocity saturation parameter at reference temperature	1/Volt	0.0
<b>STTHESATO</b>	Geometry-independent temperature dependence of THESAT	None	1.0
<b>STTHESATL</b>	Length dependence of STTHESAT	None	0.0
<b>STTHESATW</b>	Width dependence of STTHESAT	None	0.0
<b>STTHESATLW</b>	Area dependence of STTHESAT	None	0.0
<b>THESATBO</b>	Back-bias dependence of THESAT	1/Volt	0.0

**Table 12: Level 76 UTSOI Global Model MOSFET Saturation Voltage Parameters**

<b>Model Parameter</b>	<b>Description</b>	<b>Unit</b>	<b>Default</b>
<b>AXO</b>	Geometry-independent linear/saturation transition parameter	None	10.0
<b>AXL</b>	Length dependence of AX	None	0.0
<b>AXLEXP</b>	Exponent for length dependence of AX	None	1.0

**Table 13: Level 76 UTSOI Global Model MOSFET Channel Length Modulation Parameters**

Model Parameter	Description	Unit	Default
ALPL1	Length dependence of CLM prefactor ALP	None	0.0
ALPLEXP	Exponent for length dependence of ALP	None	1.0
ALPL2	2nd-order length dependence of CLM prefactor ALP	None	0.0
ALPW	Width dependence of ALP	None	0.0
ALP1L1	Length dependence of CLM enhancement factor above threshold ALP1	Volt	0.0
ALP1LEXP	Exponent describing the length dependence of ALP1	None	0.5
ALP1L2	Second-order length dependence of ALP1	None	0.0
ALP1W	Width dependence of ALP1	None	0.0
VPO	CLM logarithmic dependence factor	Volt	0.05

**Table 14: Level 76 UTSOI Global Model MOSFET Gate Current Parameters**

Model Parameter	Description	Unit	Default
GCOO	Gate tunneling energy adjustment	None	0.0
IGINVLW	Gate channel current prefactor for a gate channel area of $W_{EN} \times L_{EN}$	Ampere	0.0
IGOVINW	Gate to overlap current prefactor in inversion for an overlap of $W_{EN} \times L_{OV}$	Ampere	0.0
IGOVACCW	Gate to overlap current prefactor in accumulation for an overlap of $W_{EN} \times L_{OV}$	Ampere	0.0
GC2CHO	Gate current slope factor for gate to channel current	None	0.375
GC3CHO	Gate current curvature factor for gate to channel current	None	0.063
GC2OVO	Gate current slope factor for overlap currents	None	0.375
GC3OVO	Gate current curvature factor for overlap currents	None	0.063
STIGO	Temperature dependence of all gate currents	None	2.0
CHIBO	Tunneling barrier height	Volt	3.1

**Table 15: Level 76 UTSOI Global Model MOSFET Gate-Induced Drain Leakage Parameters**

Model Parameter	Description	Unit	Default
<b>AGIDLW</b>	Width dependence of GIDL prefactor	Ampere/Volt <sup>3</sup>	0.0
<b>BGIDLO</b>	GIDL probability factor at reference temperature	Volt	41.0
<b>STBGIDLO</b>	Temperature dependence of BGIDL	Volt/°K	0.0
<b>CGIDLO</b>	Back-bias dependence of GIDL	None	0.0

**Table 16: Level 76 UTSOI Global Model MOSFET Charge Model Parameters**

Model Parameter	Description	Unit	Default
<b>CGBOVL</b>	Oxide capacitance for gate-substrate overlap	Farad	0.0
<b>CFRW</b>	Outer fringe capacitance	Farad	0.0
<b>CSDBPO</b>	Drain/source to substrate perimeter capacitance	Farad/Meter	0.0

**Table 17: Level 76 UTSOI MOSFET Global Model Self Heating Parameters**


Model Parameter	Description	Unit	Default
<b>RTHO</b>	Geometry-independent part of substrate thermal resistance	°C/W	1500
<b>RTHL</b>	Length dependence of RTH	None	0.0
<b>RTHW</b>	Width dependence of RTH	None	0.0
<b>RTHLW</b>	Area dependence of RTH	None	0.0
<b>CTHO</b>	Geometry-independent part of substrate thermal capacitance	W-s/°C	5e-10
<b>STRTHO</b>	Temperature dependence of RTH	None	0.0

**Table 18: Level 76 UTSOI Global Model MOSFET Noise Model Parameters**

Model Parameter	Description	Unit	Default
<b>FNTO</b>	Thermal noise coefficient	None	1.0
<b>NFALW</b>	First coefficient of flicker noise	Volt <sup>-1</sup> /Meter <sup>4</sup>	8.0e22
<b>NFBLW</b>	Second coefficient of flicker noise	Volt <sup>-1</sup> /Meter <sup>2</sup>	3.0e7

<b>NFCLW</b>	Third coefficient of flicker noise	Volt <sup>-1</sup>	0.0
<b>EFO</b>	Flicker noise frequency exponent	None	1.0

## MOSFET Instance, Motorola MET LDMOS Model (Level 99)



### Motorola MET LDMOS MOSFET Instance Netlist Syntax

Motorola Electro Thermal Laterally Diffused Metal Oxide Semiconductor (MET LDMOS) instances use the following netlist syntax:

```
Mxxxx nd ng ns [ndt] modelname [AREA=val] [N_FING=val]
```

*nd* is the drain node, *ng* is the gate node, *ns* is the source node, and *ndt* is the thermal node of the MOSFET. *modelname* is the name of a Level 99 MOSFET model defined in a .MODEL statement elsewhere in the netlist.

**Table 1: Level 99 MOSFET Instance Parameters**

Instance Parameter	Description	Unit	Default
<b>AREA</b>	Transistor area	Meter <sup>2</sup>	1.0e-5
<b>N_FING</b>	Number of instances	None	1

### Netlist Example

```
M213 55 56 57 58 mos_99 n_fing=2
```

## Motorola MET LDMOS MOSFET Model, Level 99

The syntax for a Level 99 Motorola Electro Thermal Laterally Diffused MOSFET (MET LDMOS) model is:

```
.MODEL modelName NMOS LEVEL=99 [parameter=val] ...
```

or

```
.MODEL modelName PMOS LEVEL=99 [parameter=val] ...
```

*modelName* is the name used by MOSFET instances to refer to this .MODEL statement. The LEVEL=99 entry selects the Motorola MET LDMOS MOSFET model.

**Table 1: Level 99 MOSFET Model Parameters**

Model Parameter	Description	Unit	Default
LEVEL	99 is required to select the Motorola MET LDMOS MOSFET model	Integer	1 (default if LEVEL parameter is omitted)
AF	Flicker noise exponent	None	1.0
ALPHA	Ids equation coefficient	None	1.5
BETA_0 (BETA0)	Ids equation coefficient, BETA evaluated at Tnom	Ohm <sup>-1</sup>	0.2
BETA_1 (BETA1)	Ids equation coefficient	1/(Ohm x °K)	-0.0002
BR	Reverse Ids equation coefficient	1/(Ohm x Volt)	0.5
CDS1	Cds equation coefficient	Farad	1.0e-12
CDS2	Cds equation coefficient	Farad	1.5e-12
CDS3	Cds equation coefficient	1/Volt <sup>2</sup>	0.1
CDST	Cds temperature coefficient	1/°K	0.001
CGS1	Cgs equation coefficient	Farad	2.0e-12
CGS2	Cgs equation coefficient	Farad	1.0e-12
CGS3	Cgs equation coefficient	Volt	-4.0
CGS4	Cgs equation coefficient	None	1.0e-12
CGS5	Cgs equation coefficient	1/Volt	0.25
CGS6	Cgs equation coefficient	1/Volt	3.5
CGST	Cgs temperature coefficient	1/°K	0.001



<b>CGD1</b>	Cgd equation coefficient	Farad	4.0e-13
<b>CGD2</b>	Cgd equation coefficient	Farad	1.0e-13
<b>CGD3</b>	Cgd equation coefficient	1/Volt <sup>2</sup>	0.1
<b>CGD4</b>	Cgd equation coefficient	Volt	4.0
<b>CGDT</b>	Cgd temperature coefficient	1/°K	0.0
<b>CTH</b>	Thermal capacitance	1/°C	0.0
<b>DELTA</b>	Ids equation coefficient	Volt	0.9
<b>FFE</b>	Flicker noise frequency exponent	None	1.0
<b>GAMMA</b>	Ids equation coefficient	None	-0.02
<b>GGD</b>	Gate to drain conductance	1/Ohm	1.0e5
<b>GGs</b>	Gate to source conductance	1/Ohm	1.0e5
<b>ISR</b>	Reverse diode leakage current	Ampere	1.0e-13
<b>ISS</b>	Forward diode leakage current	Ampere	1.0e-13
<b>K1</b>	Breakdown parameter	None	1.5
<b>K2</b>	Breakdown parameter	1/Volt	1.15
<b>KF</b>	Flicker noise coefficient	None	0.0
<b>LAMBDA</b>	Ids equation coefficient	1/Volt	-0.00025
<b>M1</b>	Breakdown parameter	None	9.5
<b>M2</b>	Breakdown parameter	1/Volt	1.2
<b>M3</b>	Breakdown parameter	None	0.001
<b>N</b>	Forward diode ideality	None	1.0
<b>NR</b>	Reverse diode ideality	None	1.0
<b>RD_0 (RD0)</b>	Drain resistance evaluated at Tnom	Ohm	1.5
<b>RD_1 (RD1)</b>	Drain resistance coefficient	Ohm/°K	0.0015
<b>RDIODE_0 (RDIODE0)</b>	Reverse diode series resistance evaluated at Tnom	Ohm	0.5
<b>RDIODE_1 (RDIODE1)</b>	Reverse diode series resistance coefficient	Ohm/°K	0.001
<b>RG_0 (RG0)</b>	Gate resistance evaluated at Tnom	Ohm	1.0
<b>RG_1 (RG1)</b>	Gate resistance coefficient	Ohm/°K	0.0001
<b>RS_0 (RS0)</b>	Source resistance evaluated at Tnom	Ohm	0.1
<b>RS_1 (RS1)</b>	Source resistance coefficient	Ohm/°K	0.0001

<b>RTH</b>	Thermal resistance	°C/Watt	10.0
<b>TAU</b>	Transit time under gate	Second	1.0e-12
<b>TNOM</b>	Temperature at which parameters are extracted	°K	298.0
<b>TSNK</b>	Heat sink temperature	°C	25.0
<b>VBR_0</b> (VBR0)	Breakdown voltage evaluated at Tnom	Volt	75.0
<b>VBR_1</b> (VBR1)	Breakdown voltage coefficient at Vgs=0V	Volt/°K	0.01
<b>VGEXP</b>	Ids equation coefficient	None	1.1
<b>VK</b>	Ids equation coefficient	Volt	7.0
<b>VST</b>	Subthreshold slope coefficient	Volt	0.15
<b>VTO_0</b> (VTO0)	Forward threshold voltage evaluated at Tnom	Volt	3.5
<b>VTO_1</b> (VTO1)	Forward threshold voltage coefficient	Volt/°K	-0.0001
<b>VTO_R</b> (VTOR)	Reverse threshold voltage coefficient	Volt	3.0


## 26 - Nonlinear RF Elements

This topic describes the following nonlinear RF elements:

"Nonlinear Amplifier" below

"Nonlinear Mixer" on the next page

### Nonlinear Amplifier



#### Nonlinear Amplifier Instance Netlist Syntax

The nonlinear amplifier model supports both time and frequency domain analyses. The syntax for a nonlinear amplifier instance is:

```
ANLAMPxxxx n2 n2ref n1 n1ref
+ p1db=val gaindb=val oip2db=val
+ r1=val r2=val COMPONENT=n1_amp
```

*n1* is the input node, *n2* is the output node of the amplifier. *n1ref* and *n2ref* are the reference or negative nodes for the input and output, respectively, and are typically grounded (node 0). The entry **COMPONENT=n1\_amp** identifies the device.

**Table 1: Nonlinear Amplifier Instance Parameters**

Parameter	Description	Unit	Default
<b>p1db</b>	1dB compression point	dBm	10
<b>gaindb</b>	Gain	dB	10
<b>oip2db</b>	2nd-Order intercept	dBm	20
<b>r1</b>	source characteristic impedance	Ohm	50
<b>r2</b>	Load impedance	Ohm	50


#### Nonlinear Amplifier Netlist Example

```
ANLAMP123 out 0 in 0
+ p1db=20 gaindb=10 oip2db=20 r1=50 r2=50
+ COMPONENT=n1_amp
```

**Notes**

1.  $OIP3(dBm) = P1dB(dBm) + 10.63 \text{ dB}$ .

## Nonlinear Mixer



### Nonlinear Mixer Instance Netlist Syntax

The nonlinear mixer model supports both time and frequency domain analyses. The syntax for a nonlinear mixer instance is:

```
ANLMIXERxxxx n2 n2ref n1 n1ref n3 n3ref cgdb=val r1=val r2=val r3=val
COMPONENT=n1_mixer
```

*n1* is the RF input node, *n2* is the output node, and *n3* is the LO input node of the amplifier. *n1ref*, *n2ref*, and *n3ref* are the reference or negative nodes for the IN, OUT, and LO signals, respectively, and are typically grounded (node 0). The entry **COMPONENT=n1\_mixer** identifies the device.

**Table 2: Nonlinear Mixer Instance Parameters**

Parameter	Description	Unit	Default
<b>cgdb</b>	Conversion gain	dB	0
<b>r1</b>	Pin 1 (IN) impedance	Ohm	50
<b>r2</b>	Pin2 (OUT) impedance	Ohm	50
<b>r3</b>	Pin3 (LO) impedance	Ohm	50

### Nonlinear Mixer Netlist Example

```
ANLMIKER123 out 0 in 0 lo 0 cgdb=10 r1=50 r2=50 r3=50  
+ COMPONENT=nl_mixer
```



## 27 - Offset Stripline Elements

This topic describes the following offset stripline distributed elements available in Nexxim.

"Multi-Coupled Lines, Asymmetric" below

"Multi-Coupled Lines, Differential Pairs, Field Solver" on page 27-3

"Transmission Line, Physical Length" on page 27-5

"Transmission Line, Physical Length with Reference" on page 27-6

"Transmission Line, Field Solver" on page 27-8

This topic also describes the Offset Stripline substrate type.



"Selecting None for the Initial Substrate" on page 27-10

"Creating a Custom Offset Stripline Substrate" on page 27-10

"Selecting an Offset Stripline Substrate at the Component Level" on page 27-11

"Offset Stripline Substrate Model" on page 27-12

### Multi-Coupled Lines, Asymmetric



## Netlist Form

An asymmetric multiple coupled line, physical length instance has the following netlist syntax:

```
Axxx in1 [...inNL] out1 [...outNL]
```

```
NL=NumberofLines [P=length] [W=width] [SP=spacing]
```

```
COMPONENT=osl_mcpl_a SUBSTRATE=substrate_name
```

*in1* through *inNL* are the names of the input nodes. *out1* through *outNL* are the corresponding output nodes. The entry **COMPONENT=osl\_mcpl\_a** identifies the element as an asymmetric multiple coupled line, physical length.

The **SUBSTRATE=substrate\_name** is the offset stripline substrate model name selected for the design (see "[Offset Stripline Substrate Model](#)" on page 27-12 for details).

**Table 168: Asymmetric Multiple Coupled Line, Physical Length, Instance Parameters**

Parameter	Description	Units	Default
NL	Number of signal lines	None	None
P	Physical length	Meter	1e-3
W1, W2, ...	Conductor widths	Meter	1e-3
S1, S2, ...	Spacing between conductors (S1 = spacing between 1 and 2, etc.)	Meter	1e-3

## Netlist Example (3 Conductors)

```
A3 Port1 Port2 Port 3 Port 4 Port 5 Port 6 NL=3
+ P=15mm W1=0.75mm S1=0.4mm W2=1.3mm S2=0.6mm W3=1.1mm
+ COMPONENT=osl_mcpl_a SUBSTRATE=OSL1
```

where OSL1, the selected layout technology or substrate type, has a definition such as:

```
.SUB OSL1 OSL(
+ B=0.001524 Er=4.4 TAND=0.02 BL=2.5400e-004
+ MET1=1.724137931034483 T1=2.5400e-005
+ RGH=0)
```


## Notes

1. Surface roughness in the substrate definition is not supported in the MCPL implementation.




2. The asymmetric MCPL elements use the data on the SUBSTRATE definition, but internally the data is converted to W-element FIELD SOLVER format for solution.

## Multi-Coupled Lines, Differential Pairs, Field Solver



Diagrams show the  
N=4 component  
(two differential pairs)



A multicoupled line, two differential pairs, field solver instance has the following netlist syntax:

```
Wxxx n1 n2 n3 n4 0 n5 n6 n7 n8 0 N=4 [L=length] FSmodel=modelname
```

```
.MATERIAL conductor METAL CONDUCTIVITY=conductivity
```

```
.MATERIAL dielectric DIELECTRIC ER=er LOSSTANGENT=losstangent
```

```
.SHAPE RECT1 RECTANGLE WIDTH=w HEIGHT=t1 // Conductors
.LAYERSTACK offsetstripline
+ LAYER=(cond1, t2) // Ground plane
+ LAYER=(dielectric, B)
+ LAYER=(cond1, t2)
.MODEL modelname W MODELTYPE=Fieldsolver
+ LAYERSTACK=offsetstripline
+ CONDUCTOR=(SHAPE=RECT1, ORIGIN=(0, 't2 + BL')
+ MATERIAL=conductor, TYPE=SIGNAL)
+ CONDUCTOR=(SHAPE=RECT1, ORIGIN=('w+gap', 't2 + BL')
+ MATERIAL=conductor, TYPE=REFERENCE)
+ CONDUCTOR=(SHAPE=RECT1, ORIGIN=('2w+gap', 't2 + BL')
+ MATERIAL=conductor, TYPE=SIGNAL)
+ CONDUCTOR=(SHAPE=RECT3, ORIGIN=('3w+2gap+sep', 't2 + BL')
+ MATERIAL=conductor, TYPE=REFERENCE)
```

$n1$ ,  $n2$ ,  $n3$ , and  $n4$  are the names of the input nodes.  $n5$ ,  $n6$ ,  $n7$ , and  $n8$  are the corresponding output nodes. The entry **N=4** shows that this is a 4-conductor, 2-pair differential line.

The entry **FSmodel=modelname** identifies the field solver offset stripline model.

**Table 169: Multicoupled Line, Differential Pairs, Field Solver Instance Parameters**

Parameter	Description	Units	Default
<b>L</b>	Physical length	Meter	1e-3
<b>N</b>	Number of lines	None	None
<b>BL</b>	Height of signal conductors above lower ground plane	Meter	B/2
<b>conductor</b>	Conductor material	None	cond1
<b>conductivity</b>	Conductivity of conductor material		57.6e6
<b>dielectric</b>	Dielectric material	None	diel1
<b>B</b>	Thickness of dielectric layer	Meter	1e-3
<b>er</b>	Dielectric constant		2.2
<b>losstangent</b>	Dielectric loss tangent		0
<b>w</b>	Width of conductor	Meter	1e-3
<b>gap</b>	Gap width between differential lines	Meter	1e-3
<b>sep</b>	Separation between pairs of lines	Meter	5e-3
<b>T1</b>	Thickness of conductors	Meter	0.001
<b>T2</b>	Thickness of ground planes	Meter	0.001

**Note:** The default values for the differential coupled lines are the ones assigned when placing a component on the Component library in a schematic. There are NO defaults for netlist designs; all values must be specified.

### Netlist Example


```

W3 Port1 Port2 0 net_1911 net_2 0 N=2 L=0.002 FSmodel=BCL1

.MATERIAL copper METAL CONDUCTIVITY=5.8e7
.MATERIAL dielectric DIELECTRIC ER=4.4 LOSSTANGENT=0.02
.SHAPE RECT1 RECTANGLE WIDTH=.002 HEIGHT=.001 // Conductors
.LAYERSTACK STACK1
+ LAYER=(PEC, .003) // Bottom ground
+ LAYER=(dielectric, .01)
+ LAYER=(AIR, .03)
.MODEL MSFS1 W MODELTYPE=Fieldsolver
+ LAYERSTACK=STACK1
+ CONDUCTOR=(SHAPE=RECT1, ORIGIN=(0, '.003+.01'))
+ MATERIAL=conductor, TYPE=SIGNAL)
+ CONDUCTOR=(SHAPE=RECT1, ORIGIN=('.002+.004', '.003+.01'))
+ MATERIAL=conductor, TYPE=SIGNAL)
+ CONDUCTOR=(SHAPE=RECT1, ORIGIN=('2*.002+.004', '.003+.01'))
+ MATERIAL=conductor, TYPE=SIGNAL)
+ CONDUCTOR=(SHAPE=RECT1, ORIGIN=('3*.002+2*.004', '.001+.01'))
+ MATERIAL=conductor, TYPE=SIGNAL)

```

### Transmission Line, Physical Length



## Netlist Format

An instance of a transmission line with physical length has the following netlist syntax:

```
Axxx n1 n2 [W=val] [P=val] COMPONENT=trl SUBSTRATE=substrate_name
```

$n1$  and  $n2$  are the names of the nodes attached to the transmission line. The entry **COMPONENT=trl** identifies the element as a transmission line with physical length.

The **SUBSTRATE=substrate\_name** is the offset stripline substrate model name selected for the design (see ["Offset Stripline Substrate Model"](#) on page 27-12 for details. \

**Table 170: Transmission Line with Physical Length, Instance Parameters**

Parameter	Description	Units	Default
<b>P</b>	Physical length	Meter	1e-2
<b>W</b>	Conductor width	Meter	1e-3

## Netlist Example


```
A23 Port1 Port2 W=1.2700e-004 P=0.001
+ COMPONENT=TRL SUBSTRATE=OSL1
```

where OSL1, the selected layout technology or substrate type, has a definition such as:

```
.SUB OSL1 OSL(
+ B=0.001524 Er=4.4 TAND=0.02 BL=2.5400e-004
+ MET1=1.724137931034483 T1=2.5400e-005
+ RGH=0)
```

## Transmission Line, Physical Length with Reference





### Netlist Format

An instance of a transmission line with physical length and reference nodes has the following netlist syntax:

```
Axxx n1 n2 n3 n4 [W=val] [P=val]
```

```
COMPONENT=TRL SUBSTRATE=substrate_name
```

$n1$ ,  $n2$ ,  $n3$ , and  $n4$  are the names of the nodes attached to the transmission line. The entry **COMPONENT=TRL** identifies the element as a transmission line with physical length.

The **SUBSTRATE=substrate\_name** is the offset stripline substrate model name selected for the design (see "[Offset Stripline Substrate Model](#)" on page 27-12 for details).

**Table 171: Transmission Line with Physical Length and Reference Nodes, Instance Parameters**

Parameter	Description	Units	Default
<b>P</b>	Physical length	Meter	1e-2
<b>W</b>	Conductor width	Meter	1e-3

### Netlist Example

```
A5 Port1 Port2 0 0 W=0.001 P=0.01 COMPONENT=TRL SUBSTRATE=OSL1
```


where OSL1, the selected layout technology or substrate type, has a definition such as:

```
.SUB OSL1 OSL(
+ B=0.001524 Er=4.4 TAND=0.02 BL=2.5400e-004
+ MET1=1.724137931034483 T1=2.5400e-005
+ RGH=0)
```

### Notes

1. **[Stripline]** For accurate results, the substrate definition should specify  $W/B < 10$ .

## Transmission Line, Field Solver



### Netlist Format

A field solver offset stripline transmission line has the following netlist syntax:

```
Wxxx n1 n2 0 N=1 W=val L=val FModel=modelname
.MATERIAL conductor METAL CONDUCTIVITY=val
.MATERIAL dielectric DIELECTRIC ER=val LOSSTANGENT=val
.SHAPE RECT1 RECTANGLE WIDTH=w HEIGHT=t1 // Conductors
.LAYERSTACK layerstack
+ LAYER=(conductor, t2) // Lower ground plane
+ LAYER=(dielectric, b) // Dielectric layer
```

```
+ LAYER=(conductor, t2) // Upper ground plane
.MODEL modelname W MODELTYPE=Fieldsolver
+ LAYERSTACK=layerstack
```

```
+ CONDUCTOR=(SHAPE=RECT1, ORIGIN=(0, 't2 + bl')
```

$n1$ , and  $n2$  are the names of the input and output nodes. The entry **N=1** shows that this is a single transmission line. The names for the *modelname*, *conductor*, *dielectric*, and *layerstack* are supplied by the user.

The entry **FSmodel=modelname** identifies the field solver offset stripline W-model.

**Table 172: Transmission Line, Field Solver Instance Parameters**

Parameter	Description	Units	Default
<b>W</b>	Width of conductor	Meter	1e-3
<b>L</b>	Physical length	Meter	1e-3
<b>N</b>	Number of lines for W-model . Must be 1 for transmission line.	None	1
<b>T1</b>	Thickness of conductors	Meter	0.001
<b>T2</b>	Thickness of ground planes	Meter	0.001
<b>B</b>	Thickness of dielectric layer	Meter	1e-3
<b>BL</b>	Height of conductors above lower ground plane	Meter	B/2
<b>CONDUCTIVITY</b>	Conductivity of conductor material		57.6e6
<b>ER</b>	Dielectric constant		2.2
<b>TAND</b>	Dielectric loss tangent		0

**Note:** The default values for the transmission line are the ones assigned when placing a component on the Component library in a schematic. There are NO defaults for netlist designs; all values must be specified.

### Netlist Example

```
W3 Port1 Port2 0 N=1 W=0.0001 L=0.002 FSmodel=OSL1

.MATERIAL cond1 METAL CONDUCTIVITY=5.8e7
.MATERIAL diel1 DIELECTRIC ER=4.4 LOSSTANGENT=0.02
.SHAPE rect1 RECTANGLE WIDTH=.002 // Conductor width W
+ HEIGHT=.001 // Conductor height T1
.LAYERSTACK offsetstripline
```

```
+ LAYER=(cond1, .001) // Bottom ground T2
+ LAYER=(diel1, .01) // Dielectric B
+ LAYER=(cond1, .001) // Top ground, T2
.MODEL OSL1 W MODELTYPE=Fieldsolver
+ LAYERSTACK=offsetstripline
+ CONDUCTOR=(SHAPE=rect1, ORIGIN=(0, '.001 + .005') // T2 + BL
+ MATERIAL=cond1, TYPE=SIGNAL)
```

## Selecting None for the Initial Substrate

For Nexxim designs that are created with the **Schematic Editor**, the initial selection of a global substrate type is made on the **Choose Layout Technology** window that appears when you select Insert Nexxim Circuit Design on the Project menu.

However, no offset stripline substrates are available in the **Choose Layout Technology** window.

If you wish to use an offset stripline substrate, you must create it as a custom substrate type.


In the **Choose Layout Technology** window, click **None**. The design opens, but no substrate type is applied to instances of distributed elements until you create a custom substrate type.

See "[Creating a Custom Offset Stripline Substrate](#)" below for details.

## Creating a Custom Offset Stripline Substrate

To create an offset stripline substrate definition, open the Nexxim design icon (e.g., "Nexxim1", then right-click the **Data** field and select **Add Substrate Definition** to open the **Substrate Definition** window. Specify the name of your new substrate (the following example uses the name "OSL\_custom").





Select Offset Stripline as the Substrate Type. Complete the Dielectric and Metallization filed information. (See the "[Offset Stripline Substrate Model](#)" on the next page help topic for guidelines on defining offset stripline substrates.


When the substrate definition is complete, click **OK**.

If you selected **None** for the global substrate type in the **Choose Layout Technology** window, the custom offset stripline substrate becomes the global substrate type.

When an element is instantiated , it includes a **SUBSTRATE=substrate\_name** entry in its netlist syntax. **Electronics Desktop** automatically inserts the global *substrate\_name* into the internal netlist entry for the instantiated element.

## Selecting an Offset Stripline Substrate at the Component Level

To specify a custom substrate type, or to change to a different predefined substrate type, you must make the assignment individually for each component. Double-click the distributed element to open the **Properties** window:





The **SUB** property identifies the substrate that is currently applied to the element. In the example above, a custom substrate type named “MS\_custom” appears as the value of the **SUB** property.

To change to a different substrate type and click in the **SUB** Value field and select the appropriate substrate name as the value of the **SUB** property. Then click **OK**.

**Note:** All distributed elements in a given design must use the same substrate type.

## Offset Stripline Substrate Model



## Defining an Offset Stripline Model

To add an offset stripline substrate model to a new Nexxim design, you must add the definition to the set of substrate models.

To add a new substrate definition to an existing design, expand the **Project** icon, the **Design** icon. Right-click the **Data** icon and select **Add Substrate Definition** to open the **Substrate Definition** window. Then add the substrate name and parameters as appropriate, and click **OK**. A substrate added in this manner requires you to specify the metallization parameters explicitly.

To edit the definition of a substrate, expand the **Project** icon, the **Design** icon, the **Data** icon. Click on the icon for the substrate you wish to edit to open the **Substrate Definition** window. Add or modify the substrate parameters as appropriate, then click **OK**.

### Offset Stripline Substrate Model Netlist Format

The Offset Stripline substrate model has the following netlist format:

```
.SUBsubstrate_name OSL ( [B=val] BL= val [ER=val] [TAND=val]
[MET1=val] [T1=val] [MET2=val] [T2=val] [MET3=val] [T3=val]
[RGH=val] )
```

The *substrate\_name* is the name for the substrate type used in distributed elements that refer to this substrate definition. The entry **OSL** is required to identify the Offset Stripline substrate type. The **OSL** identifier must immediately follow the *substrate\_name*.

Inside the parentheses, the labeled parameters may be entered in any order.

**Table 173: Offset Stripline Substrate Parameters**

Parameter	Description	Unit	Default
<b>B</b>	Spacing between ground planes, $B > 0$	Meter	1e-3
<b>BL</b>	Spacing between stripline and lower ground plane	Meter	
<b>ER</b>	Dielectric constant of substrate, $1 \leq ER \leq 128$	None	4.5
<b>MET1, MET2, MET3</b>	Resistivity of metal layer 1, 2, 3	$\mu\text{Ohm-cm}$	0.0
<b>RGH</b>	RMS surface roughness	Meter	0.0
<b>T1, T2, T3</b>	Thickness of metal layer 1, 2, 3	Meter	0.0
<b>TAND</b>	Dielectric loss tangent, [0,0.1]	None	0.0

### Stripline Substrate Model Netlist Example

```
.SUB OSL1 OSL(  
+ B=0.001524 Er=4.4 TAND=0.02 BL=2.5400e-004  
+ MET1=1.724137931034483 T1=2.5400e-005  
+ RGH=0)
```


**Note:** Surface roughness in the substrate definition is not supported in some MCPL implementations.

## 28 - Optoelectronic Elements

This topic describes the following optoelectronic elements:

"PIN Photodetector, Linear Model" below

### PIN Photodetector, Linear Model



#### PIN Photodetector Instance Netlist Syntax

The syntax for the PIN photodetector, linear model instance is:

```
APINLxxxx n1 n2 n3 n4 RES=val CS=val RP=val LP=val CP=val TAU=val
COMPONENT=pinl
```

*n1* and *n2* are the input nodes, *n3* and *n4* are the output nodes of the photodetector. The entry **COMPONENT=pinl** identifies the device.

**Table 7: PIN Photodetector, Linear Model Instance Parameters**

Instance Parameter	Description	Unit	Default
RES	Responsivity	Watt/amp	0.0
CS	Chip capacitance	Farad	0.0
RP	Series resistance	Ohm	0.0
LP	Bondwire inductance	Henry	0.0
CP	Package capacitance	Farad	0.0
TAU	Carrier transit time	Second	0.0

#### PIN Photodetector, Linear Model, Netlist Example

```
APINL123 photo1 photo2 line1 line2 RES=0.6  
+ COMPONENT=pinl
```

## 29 - Power Electronics Tools

This topic describes the following elements of the Power Electronics Tools:

[Controllers](#)

[Power Semiconductors](#)

[Pulse Width Modulation](#)

[Space-Vector PWM 3-Phase 2-Level](#)

[Piecewise-linear Diode Model](#)

### Controllers

This topic describes the following elements of the Controllers:

[Compensators](#)

### Motors

This topic describes the following elements of the Motor Models:


[Synchronous Machines](#)

### Synchronous Machines

This topic describes the following elements of Synchronous Machines:

[SYMP: Permanent Magnet Synchronous Machine](#)

## SYMP: Permanent Magnet Synchronous Machine



The permanent magnet synchronous machine aims to enable realistic motor modeling for power electronics designs.

### Input Terminals

Name	Description
A, B, C	3-phase inputs to the star connected stator windings.

### Input Parameters

Name	Description	Unit	Default Value
p	Number of pole pairs		2
r1	Stator resistance	Ohms	0.4
L1d	Stator inductance of d-axis	H	0.042
L1q	Stator inductance of q-axis	H	0.042
ke	Rotor flux	Wb	0.875
n	Input speed	rad/sec	0
phi0	Initial rotor position	rad	0

### Output Terminals

Name	Description
Torque	Torque (n*m)
Angular Position	Angular Position (Rad)

### Mathematical Description

### Equation System



The equation system is implemented in a rotor-fixed (rotor-fixed and also rotor flux-fixed) coordinate system (d-q-coordinates). Index 1 represents the stator quantities. The phase quantities of the real three-phase synchronous machine are indicated with a, b, c.  $\Psi$  is the magnetic flux.

### Voltage Equations

$$\begin{aligned}v_{1d}(t) &= R_1 \cdot i_{1d}(t) + \frac{d\Psi_{1d}(t)}{dt} - \omega_E \cdot \Psi_{1q}(t) \\v_{1q}(t) &= R_1 \cdot i_{1q}(t) + \frac{d\Psi_{1q}(t)}{dt} + \omega_E \cdot \Psi_{1d}(t) \\v_{10}(t) &= R_1 \cdot i_{10}(t) + \frac{d\Psi_{10}(t)}{dt}\end{aligned}$$

### Flux Equations

$$\begin{aligned}\Psi_{1d}(t) &= L_1 \cdot i_{1d}(t) + \Psi_{Pm1fd} \\ \Psi_{1q}(t) &= L_1 \cdot i_{1q}(t) \\ \Psi_{10}(t) &= L_{10} \cdot i_{10}(t)\end{aligned}$$

### Field Equation

$$\Psi_{Pm1fd} = \frac{k_e}{p}$$

### Torque equation

$$m_{Int}(t) = \frac{3}{2} \cdot p \cdot (\Psi_{1d}(t) \cdot i_{1q}(t) - \Psi_{1q}(t) \cdot i_{1d}(t))$$

### Rotation Matrix

$$R = \begin{bmatrix} \cos \gamma & \sin \gamma & 0 \\ -\sin \gamma & \cos \gamma & 0 \\ 0 & 0 & 1 \end{bmatrix}$$

### Three-phase - two-phase and two-phase - three-phase transformation matrices

$$T_{32} = \begin{bmatrix} \frac{2}{3} & -\frac{1}{3} & -\frac{1}{3} \\ 0 & \frac{\sqrt{3}}{3} & -\frac{\sqrt{3}}{3} \\ \frac{1}{3} & \frac{1}{3} & \frac{1}{3} \end{bmatrix} \quad \text{and} \quad T_{23} = \begin{bmatrix} 1 & 0 & 1 \\ -\frac{1}{2} & \frac{\sqrt{3}}{2} & 1 \\ -\frac{1}{2} & -\frac{\sqrt{3}}{2} & 1 \end{bmatrix}$$

### Reference frame transformation - stator voltages

$$\begin{bmatrix} v_{1\alpha} \\ v_{1\beta} \\ v_{10} \end{bmatrix} = T_{32} \cdot \begin{bmatrix} v_{1a} \\ v_{1b} \\ v_{1c} \end{bmatrix} \quad \text{and} \quad \begin{bmatrix} v_{1d} \\ v_{1q} \\ v_{10} \end{bmatrix} = R \cdot \begin{bmatrix} v_{1\alpha} \\ v_{1\beta} \\ v_{10} \end{bmatrix}$$

### Reference frame transformation - stator currents

$$\begin{bmatrix} i_{1\alpha} \\ i_{1\beta} \\ i_{10} \end{bmatrix} = R^{-1} \cdot \begin{bmatrix} i_{1d} \\ i_{1q} \\ i_{10} \end{bmatrix} \quad \text{and} \quad \begin{bmatrix} i_{1a} \\ i_{1b} \\ i_{1c} \end{bmatrix} = T_{23} \cdot \begin{bmatrix} i_{1\alpha} \\ i_{1\beta} \\ i_{10} \end{bmatrix}$$

## Power Semiconductors

This topic describes the following elements of the Power Semiconductors:

[MOSFET](#)

### MOSFET

This topic describes the following MOSFET elements:

[STMicroelectronics](#)

[UARK](#)

### STMicro Electronics

This topic describes the following STMicro Electronics components:

[Automotive-grade silicon carbide 1200 V, 16 mΩ typ., 125 A Power MOSFET bare die in D8 packing](#)

Automotive-grade silicon carbide 750 V, 10.5 mΩ typ., 167 A Power MOSFET bare die in D8 packing

Automotive-grade silicon carbide Power MOSFET 650 V, 40 mΩ typ., 30 A in an H<sup>2</sup>PAK-7 package

Silicon carbide Power MOSFET 1200 V, 21 mΩ typ., 91 A in an HiP247 package

Silicon carbide Power MOSFET 1200 V, 35 mΩ typ., 60 A in an HiP247-4 package

Silicon carbide Power MOSFET 650 V, 116 A, 18 mΩ (typ., T<sub>J</sub> = 25 °C) in an H<sup>2</sup>PAK-7 package

Silicon carbide Power MOSFET 650 V, 18 mΩ typ., 119 A in an HiP247-4 package

Silicon carbide Power MOSFET 650 V, 55 mΩ typ., 40 A in a PowerFLAT 8x8 HV package


Automotive-grade silicon carbide 1200 V, 16 mΩ typ., 125 A Power MOSFET bare die in D8 packing



SCT130N120G3D8AG

Datasheet

Automotive-grade silicon carbide 1200 V, 16 mΩ typ., 125 A Power MOSFET bare die in D8 packing



Features

Order code	V <sub>DS</sub>	R <sub>DS(on)</sub> MAX	I <sub>D</sub>
SCT130N120G3D8AG	1200 V	22 mΩ	125 A

- AEC-Q101 qualified
- Very low R<sub>DS(on)</sub> over the entire temperature range
- High speed switching performances
- Very fast and robust intrinsic body diode
- Very high operating junction temperature capability (T<sub>J</sub> = 200 °C)

Applications

- Main inverter (electric traction)
- DC/DC converter for EV/HEV
- On board charger (OBC)
- Wireless chargers

Description

This silicon carbide Power MOSFET device has been developed using ST's advanced and innovative 3<sup>rd</sup> generation SiC MOSFET technology. The device features a very low R<sub>DS(on)</sub> over the entire temperature range combined with low capacitances and very high switching operations, which improve application performance in frequency, energy efficiency, system size and weight reduction.



ST Confidential



## 1 Electrical ratings

Table 1. Absolute maximum ratings

Symbol	Parameter	Value	Unit
$V_{GS}$	Gate-source voltage	-10 to 22	V
	Gate-source voltage (recommended operating values)	-5 to 18	V
	Gate-source transient voltage, $t_p < 1 \mu s$ , $t \leq 10$ hours over lifetime	-11 to 25	V
$I_D^{(1)}$	Drain current (continuous), limited by $T_J$ max. = 200 °C, $V_{GS} = 18$ V, $R_{\theta JC} < 0.28$ °C/W	$T_C = 25$ °C 125	A
		$T_C = 100$ °C 95	A
$I_{DM}^{(2)}$	Drain current (pulsed)	378	A
$T_{stg}$	Storage temperature range	-55 to 200	°C
$T_J$	Operating junction temperature range		°C

1. Specified by design, not tested in production.
2. Pulse width is limited by safe operating area.

ST Confidential



## 2 Electrical characteristics

T<sub>C</sub> = 25 °C unless otherwise specified.

Table 2. On/off states

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
V <sub>DS(BR)</sub>	Drain-source breakdown voltage	V <sub>GS</sub> = 0 V, I <sub>D</sub> = 1 mA	1200			V
I <sub>DSS</sub>	Zero gate voltage drain current	V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 1200 V			10	μA
I <sub>DSS</sub>	Gate-body leakage current	V <sub>DS</sub> = 0 V, V <sub>GS</sub> = -10 to 22 V			±100	nA
V <sub>GS(th)</sub>	Gate threshold voltage	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 5 mA (Bin 1)	2.0		2.5	V
		V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 5 mA (Bin 2)	2.5		3.0	V
		V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 5 mA (Bin 3)	3.0		3.5	V
		V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 5 mA (Bin 4)	3.5		4.3	V
R <sub>DS(on)</sub>	Static drain-source on-resistance	V <sub>GS</sub> = 18 V, I <sub>D</sub> = 60 A		16	22	mΩ
		V <sub>GS</sub> = 15 V, I <sub>D</sub> = 60 A		20		
		V <sub>GS</sub> = 18 V, I <sub>D</sub> = 60 A, T <sub>J</sub> = 200 °C		30		

Table 3. Dynamic (referred to the discrete package)

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
C <sub>iss</sub>	Input capacitance	V <sub>DS</sub> = 1000 V, f = 1 MHz, V <sub>GS</sub> = 0 V	-	3600	-	pF
C <sub>oss</sub>	Output capacitance		-	167	-	pF
C <sub>rss</sub>	Reverse transfer capacitance		-	30	-	pF
R <sub>g</sub>	Gate input resistance	f = 1 MHz, I <sub>D</sub> = 0 A	-	1.1	-	Ω
Q <sub>g</sub>	Total gate charge	V <sub>DS</sub> = 800 V, I <sub>D</sub> = 60 A, V <sub>GS</sub> = -5 V to 18 V	-	155	-	nC
Q <sub>gs</sub>	Gate-source charge		-	41	-	nC
Q <sub>gd</sub>	Gate-drain charge		-	60	-	nC

Table 4. Inductive load switching energy (referred to the discrete package)

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
E <sub>on</sub>	Turn-on switching energy	V <sub>DD</sub> = 800 V, I <sub>D</sub> = 60 A, R <sub>g</sub> = 4.7 Ω,	-	1000	-	μJ
E <sub>off</sub>	Turn-off switching energy	V <sub>GS</sub> = -5 V to 18 V at T <sub>C</sub> = 25 °C	-	670	-	μJ

Table 5. Reverse SiC diode characteristics (referred to the discrete package)

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
V <sub>SD</sub>	Diode forward voltage	I <sub>SD</sub> = 100 A, V <sub>GS</sub> = -5 V	-	5.2	-	V
t <sub>rr</sub>	Reverse recovery time	V <sub>DD</sub> = 800 V, I <sub>D</sub> = 100 A, di/dt = 1000 A/ns	-	130	-	ns
Q <sub>rr</sub>	Reverse recovery charge		-	750	-	nC
I <sub>RRM</sub>	Reverse recovery current		-	18	-	A


ST Confidential



SCT130N120G3D8AG

Electrical characteristics (referred to the discrete package)

2.1 Electrical characteristics (referred to the discrete package)



ST Confidential



SCT130N120G3D8AG

Electrical characteristics (referred to the discrete package)

Figure 7. Typical switching energy vs temperature




Figure 8. Typical switching energy vs R\_G




Figure 9. Normalized breakdown voltage vs temperature




Figure 10. Normalized gate threshold vs temperature




Figure 11. Normalized on-resistance vs temperature





Figure 12. Typical reverse conduction characteristics (T\_J = 25 °C)



ST Confidential






SCT130N120G3D8AG

Electrical characteristics (referred to the discrete package)

Figure 13. Typical reverse conduction characteristics ( $T_J = 200\text{ }^\circ\text{C}$ )



ST Confidential


**Automotive-grade silicon carbide 750 V, 10.5 m $\Omega$  typ., 167 A Power MOSFET bare die in D8 packing**



## SCT160N75G3D8AG


Datasheet

Automotive-grade silicon carbide 750 V, 10.5 mΩ typ., 167 A Power MOSFET  
bare die in D8 packing



## Features

Order code	V <sub>DS</sub>	R <sub>DS(on)</sub> max.	I <sub>D</sub>
SCT160N75G3D8AG	750 V	14 mΩ	167 A

- AEC-Q101 qualified 
- Very low R<sub>DS(on)</sub> over the entire temperature range
- High speed switching performances
- Very fast and robust intrinsic body diode
- Very high operating junction temperature capability (T<sub>J</sub> = 200 °C)

## Applications

- Main inverter (electric traction)
- DC/DC converter for EV/HEV
- On board charger (OBC)
- Wireless chargers

## Description

This silicon carbide Power MOSFET device has been developed using ST's advanced and innovative 3<sup>rd</sup> generation SiC MOSFET technology. The device features a very low R<sub>DS(on)</sub> over the entire temperature range combined with low capacitances and very high switching operations, which improve application performance in frequency, energy efficiency, system size and weight reduction.



ST Confidential



## 1 Electrical ratings

Table 1. Absolute maximum ratings

Symbol	Parameter	Value	Unit
$V_{GS}$	Gate-source voltage	-10 to 22	V
	Gate-source voltage (recommended operating values)	-5 to 18	
	Gate-source transient voltage, $t_p < 1 \mu s$ , $t \leq 10$ hours over lifetime	-11 to 25	
$I_D^{(1)}$	Drain current (continuous), limited by $T_J$ max. = 200 °C, $V_{GS} = 18$ V,	$T_C = 25$ °C	A
	$R_{\theta JC} < 0.32$ °C/W	$T_C = 100$ °C	
$I_{DM}^{(2)}$	Drain current (pulsed)	505	A
$T_{stg}$	Storage temperature range	-55 to 200	°C
$T_J$	Operating junction temperature range	-55 to 200	°C

1. Specified by design, not tested in production.
2. Pulse width is limited by safe operating area.

ST Confidential



## 2 Electrical characteristics

(T<sub>C</sub> = 25 °C unless otherwise specified)

Table 2. On/off states

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
V <sub>BR,OSS</sub>	Drain-source breakdown voltage	V <sub>GS</sub> = 0 V, I <sub>D</sub> = 1 mA	750			V
I <sub>OSS</sub>	Zero gate voltage drain current	V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 750 V		1	10	μA
		V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 750 V, T <sub>J</sub> = 200 °C		25		
I <sub>OSS</sub>	Gate-body leakage current	V <sub>DS</sub> = 0 V, V <sub>GS</sub> = -10 to 22 V			±100	nA
V <sub>GS(th)</sub>	Gate threshold voltage	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 5 mA (Bin 1)	2.0		2.6	V
		V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 5 mA (Bin 2)	2.6		3.2	V
		V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 5 mA (Bin 3)	3.2		3.8	V
		V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 5 mA (Bin 4)	3.8		4.4	V
R <sub>DS(on)</sub>	Static drain-source on-resistance	V <sub>GS</sub> = 18 V, I <sub>D</sub> = 80 A		10.5	14	mΩ
		V <sub>GS</sub> = 18 V, I <sub>D</sub> = 80 A, T <sub>J</sub> = 200 °C		15		

Table 3. Dynamic (referred to the discrete package)

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
C <sub>iss</sub>	Input capacitance	V <sub>DS</sub> = 400 V, f = 1 MHz, V <sub>GS</sub> = 0 V	-	4050	-	pF
C <sub>oss</sub>	Output capacitance		-	350	-	pF
C <sub>rss</sub>	Reverse transfer capacitance		-	40	-	pF
R <sub>g</sub>	Gate input resistance	f = 1 MHz, I <sub>D</sub> = 0 A	-	1.5	-	Ω
Q <sub>g</sub>	Total gate charge	V <sub>DS</sub> = 400 V, V <sub>GS</sub> = -5 V to 18 V, I <sub>D</sub> = 80 A	-	160	-	nC
Q <sub>gs</sub>	Gate-source charge		-	51	-	nC
Q <sub>gd</sub>	Gate-drain charge		-	53	-	nC

Table 4. Inductive load switching energy (referred to the discrete package)

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
E <sub>on</sub>	Turn-on switching energy	V <sub>DD</sub> = 400 V, I <sub>D</sub> = 80 A, R <sub>θ</sub> = 5.6 Ω	-	585	-	μJ
E <sub>off</sub>	Turn-off switching energy	V <sub>GS</sub> = -5 V to 18 V	-	565	-	μJ


Table 5. Reverse SiC diode characteristics (referred to the discrete package)

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
V <sub>SD</sub>	Diode forward voltage	I <sub>SD</sub> = 80 A, V <sub>GS</sub> = 0 V	-	3.2	-	V
t <sub>r</sub>	Reverse recovery time	V <sub>DS</sub> = 400 V, V <sub>GS</sub> = -5 V to 18 V, di/dt = 1000 A/μs, I <sub>D</sub> = 80 A, R <sub>θ</sub> = 5.6 Ω	-	29	-	ns
Q <sub>rr</sub>	Reverse recovery charge		-	267	-	nC
I <sub>RRM</sub>	Reverse recovery current		-	16	-	A

ST Confidential



2.1 Electrical characteristics (referred to the discrete package)




ST Confidential



SCT160N75G3D8AG

Electrical characteristics (referred to the discrete package)




ST Confidential



SCT160N75G3D8AG

Electrical characteristics (referred to the discrete package)



ST Confidential




**Automotive-grade silicon carbide Power MOSFET 650 V, 40 m $\Omega$  typ., 30 A in an H<sup>2</sup>PAK-7 package**




# SCT040H65G3AG

Datasheet

## Automotive-grade silicon carbide Power MOSFET 650 V, 40 mΩ typ., 30 A in an H<sup>2</sup>PAK-7 package



H<sup>2</sup>PAK-7



### Features

Order code	V <sub>DS</sub>	R <sub>DS(on)</sub> max.	I <sub>D</sub>
SCT040H65G3AG	650 V	55 mΩ	30 A

- AEC-Q101 qualified
- Very low R<sub>DS(on)</sub> over the entire temperature range
- High speed switching performances
- Very fast and robust intrinsic body diode
- Source sensing pin for increased efficiency

### Applications

- Main inverter (electric traction)
- DC/DC converter for EV/HEV
- On board charger (OBC)

### Description

This silicon carbide Power MOSFET device has been developed using ST's advanced and innovative 3<sup>rd</sup> generation SiC MOSFET technology. The device features a very low R<sub>DS(on)</sub> over the entire temperature range combined with low capacitances and very high switching operations, which improve application performance in frequency, energy efficiency, system size and weight reduction.

#### Product status link

[SCT040H65G3AG](#)

#### Product summary

Order code	SCT040H65G3AG
Marking	40H65G3AG
Package	H <sup>2</sup> PAK-7
Packing	Tape and reel



## 1 Electrical ratings

**Table 1. Absolute maximum ratings**

Symbol	Parameter	Value	Unit
$V_{DS}$	Drain-source voltage	650	V
$V_{GS}$	Gate-source voltage	-10 to 22	V
	Gate-source voltage (recommended operating values)	-5 to 18	
	Gate-source transient voltage, $t_p < 1 \mu s$ , $t \leq 10$ hours over lifetime	-11 to 25	
$I_D^{(1)}$	Drain current (continuous) at $T_C = 25 \text{ }^\circ\text{C}$	30	A
	Drain current (continuous) at $T_C = 100 \text{ }^\circ\text{C}$	30	
$I_{DM}^{(2)}$	Drain current (pulsed)	160	A
$P_{TOT}$	Total power dissipation at $T_C = 25 \text{ }^\circ\text{C}$	221	W
$T_{stg}$	Storage temperature range	-55 to 175	$^\circ\text{C}$
$T_J$	Operating junction temperature range		$^\circ\text{C}$

- $I_D$  is limited by package.
- Pulse width is limited by safe operating area.

**Table 2. Thermal data**

Symbol	Parameter	Value	Unit
$R_{thJC}$	Thermal resistance, junction-to-case	0.68	$^\circ\text{C}/\text{W}$
$R_{thJA}$	Thermal resistance, junction-to-ambient	50	$^\circ\text{C}/\text{W}$



## 2 Electrical characteristics

$T_C = 25\text{ }^\circ\text{C}$  unless otherwise specified.

**Table 3. On/off states**

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}, I_D = 1\text{ mA}$	650			V
$I_{DSS}$	Zero gate voltage drain current	$V_{GS} = 0\text{ V}, V_{DS} = 650\text{ V}$			10	$\mu\text{A}$
$I_{GSS}$	Gate-body leakage current	$V_{DS} = 0\text{ V}, V_{GS} = -10\text{ to }22\text{ V}$			$\pm 100$	nA
$V_{GS(th)}$	Gate threshold voltage	$V_{DS} = V_{GS}, I_D = 1\text{ mA}$	1.8	3.0	4.2	V
$R_{DS(on)}$	Static drain-source on-resistance	$V_{GS} = 15\text{ V}, I_D = 20\text{ A}$		50		m $\Omega$
		$V_{GS} = 18\text{ V}, I_D = 20\text{ A}$		40	55	
		$V_{GS} = 18\text{ V}, I_D = 20\text{ A}, T_J = 175\text{ }^\circ\text{C}$		50		

**Table 4. Dynamic**

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$C_{iss}$	Input capacitance	$V_{DS} = 400\text{ V}, f = 1\text{ MHz}, V_{GS} = 0\text{ V}$	-	920	-	pF
$C_{oss}$	Output capacitance		-	94	-	pF
$C_{riss}$	Reverse transfer capacitance		-	13	-	pF
$Q_g$	Total gate charge	$V_{DD} = 400\text{ V}, V_{GS} = -5\text{ to }18\text{ V}, I_D = 20\text{ A}$	-	39.5	-	nC
$Q_{gs}$	Gate-source charge		-	11.5	-	nC
$Q_{gd}$	Gate-drain charge		-	14.5	-	nC
$R_g$	Gate input resistance	$f = 1\text{ MHz}, I_D = 0\text{ A}$	-	1.4	-	$\Omega$

**Table 5. Switching energy (inductive load)**

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$E_{on}$	Turn-on switching energy	$V_{DD} = 400\text{ V}, I_D = 20\text{ A},$	-	79	-	$\mu\text{J}$
$E_{off}$	Turn-off switching energy	$R_G = 15\text{ }\Omega, V_{GS} = -5\text{ V to }18\text{ V}$	-	67	-	$\mu\text{J}$

**Table 6. Switching times**

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$t_{d(on)}$	Turn-on delay time	$V_{DD} = 400\text{ V}, I_D = 20\text{ A},$ $R_G = 15\text{ }\Omega, V_{GS} = -5\text{ to }18\text{ V}$	-	10	-	ns
$t_r$	Rise time		-	17	-	ns
$t_{d(off)}$	Turn-off delay time		-	28	-	ns
$t_f$	Fall time		-	8	-	ns


**Table 7. Reverse SiC diode characteristics**

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$I_{SD}^{(1)}$	Continuous diode forward current	$T_C = 25\text{ }^\circ\text{C}$	-		30	A
		$T_C = 100\text{ }^\circ\text{C}$	-		30	
$V_{SD}$	Diode forward voltage	$I_{SD} = 20\text{ A}$ , $V_{GS} = 0\text{ V}$	-	2.8		V
$t_{rr}$	Reverse recovery time	$I_{SD} = 20\text{ A}$ , $di/dt = 1000\text{ A}/\mu\text{s}$ , $V_{DD} = 400\text{ V}$	-	18		ns
$Q_{rr}$	Reverse recovery charge		-	97		nC
$I_{RRM}$	Reverse recovery current		-	9		A

1.  $I_{SD}$  is limited by package.



2.1 Electrical characteristics (curves)






Figure 7. Typical gate charge characteristics




Figure 8. Typical capacitance characteristics




Figure 9. Typical switching energy vs drain current




Figure 10. Typical switching energy vs gate resistance




Figure 11. Normalized breakdown voltage vs temperature






Figure 12. Normalized gate threshold vs temperature







**Figure 13. Normalized on-resistance vs temperature**



**Figure 14. Typical reverse conduction characteristics ( $T_J=25^\circ\text{C}$ )**



**Figure 15. Typical reverse conduction characteristics ( $T_J=175^\circ\text{C}$ )**








### 3 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: [www.st.com](http://www.st.com). ECOPACK is an ST trademark.

#### 3.1 H<sup>2</sup>PAK-7 package information

Figure 16. H<sup>2</sup>PAK-7 package outline




DM00249218\_4



Table 8. H<sup>2</sup>PAK-7 package mechanical data

Dim.	mm	
	Min.	Max.
A	4.30	4.80
A1	0.03	0.20
C	1.17	1.37
e	2.34	2.74
e1	4.88	5.28
e2	7.42	7.82
E	0.45	0.60
F	0.50	0.70
H	10.00	10.40
H1	7.40	7.80
L	14.75	15.25
L1	1.27	1.40
L2	4.35	4.95
L3	6.85	7.25
M	1.90	2.50
R	0.20	0.60
V	0°	8°

Figure 17. H<sup>2</sup>PAK-7 recommended footprint




Note: Dimensions are in mm.




3.2 Packing information

Figure 18. Tape outline



AM08852v2

Figure 19. Reel outline




**Table 9. Tape and reel mechanical data**

Tape			Reel		
Dim.	mm		Dim.	mm	
	Min.	Max.		Min.	Max.
A0	10.5	10.7	A		330
B0	15.7	15.9	B	1.5	
D	1.5	1.8	C	12.8	13.2
D1	1.59	1.81	D	20.2	
E	1.85	1.85	G	24.4	26.4
F	11.4	11.6	N	100	
K0	4.8	5.0	T		30.4
P0	3.9	4.1			
P1	11.9	12.1	Base quantity		1000
P2	1.9	2.1	Bulk quantity		1000
R	50				
T	0.25	0.35			
W	23.7	24.3			



## Revision history

Table 10. Document revision history

Date	Revision	Changes
03-Dec-2021	1	First release.
21-Jan-2022	2	Modified Section 1 Electrical ratings, Table 4. Dynamic, Table 5. Switching energy (inductive load), Table 6. Switching times and Table 7. Reverse SiC diode characteristics. Added Section 2.1 Electrical characteristics (curves). Minor text changes.



**Contents**

- 1 Electrical ratings ..... 2**
- 2 Electrical characteristics..... 3**
  - 2.1 Electrical characteristics (curves) ..... 5
- 3 Package information..... 8**
  - 3.1 H<sup>2</sup>PAK-7 package information ..... 8
  - 3.2 Packing information ..... 10
- Revision history .....12**



SCT040H65G3AG

**IMPORTANT NOTICE – PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, please refer to [www.st.com/trademarks](http://www.st.com/trademarks). All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2022 STMicroelectronics – All rights reserved


Silicon carbide Power MOSFET 1200 V, 21 mΩ typ., 91 A in an HiP247 package




SCTW70N120G2V

Datasheet

Silicon carbide Power MOSFET 1200 V, 21 mΩ typ., 91 A in an HiP247 package



HiP247



Features

Order code	V <sub>DS</sub>	R <sub>DS(on)</sub> max.	I <sub>D</sub>
SCTW70N120G2V	1200 V	30 mΩ	91 A

- Very fast and robust intrinsic body diode
- Extremely low gate charge and input capacitance
- Very high operating junction temperature capability (T<sub>J</sub> = 200 °C)

Applications

- Switching mode power supply
- DC-DC converters
- Industrial motor control

Description

This silicon carbide Power MOSFET device has been developed using ST's advanced and innovative 2<sup>nd</sup> generation SiC MOSFET technology. The device features remarkably low on-resistance per unit area and very good switching performance. The variation of switching loss is almost independent of junction temperature.

Product status link	
<a href="#">SCTW70N120G2V</a>	
Product summary	
Order code	SCTW70N120G2V
Marking	SCT70N120G2
Package	HiP247
Packing	Tube





## 1 Electrical ratings

**Table 1. Absolute maximum ratings**

Symbol	Parameter	Value	Unit
$V_{DS}$	Drain-source voltage	1200	V
$V_{GS}$	Gate-source voltage	-10 to 22	V
	Gate-source voltage (recommended operating values)	-5 to 18	
$I_D$	Drain current (continuous) at $T_C = 25\text{ °C}$	91	A
	Drain current (continuous) at $T_C = 100\text{ °C}$	69	
$I_{DM}^{(1)}$	Drain current (pulsed)	274	A
$P_{TOT}$	Total power dissipation at $T_C = 25\text{ °C}$	547	W
$T_{stg}$	Storage temperature range	-55 to 200	°C
$T_J$	Operating junction temperature range		

1. Pulse width is limited by safe operating area.

**Table 2. Thermal data**

Symbol	Parameter	Value	Unit
$R_{\theta JC}$	Thermal resistance, junction-to-case	0.32	°C/W
$R_{\theta JA}$	Thermal resistance, junction-to-ambient	40	°C/W



## 2 Electrical characteristics

( $T_C = 25\text{ °C}$  unless otherwise specified).

**Table 3. On/off states**

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}$ , $I_D = 1\text{ mA}$	1200			V
$I_{DSS}$	Zero-gate voltage drain current	$V_{DS} = 1200\text{ V}$ , $V_{GS} = 0\text{ V}$			10	$\mu\text{A}$
$I_{GSS}$	Gate-body leakage current	$V_{DS} = 0\text{ V}$ , $V_{GS} = -10\text{ to }22\text{ V}$			$\pm 100$	nA
$V_{GS(th)}$	Gate threshold voltage	$V_{DS} = V_{GS}$ , $I_D = 1\text{ mA}$	1.9	2.45	4.9	V
$R_{DS(on)}$	Static drain-source on-resistance	$V_{GS} = 18\text{ V}$ , $I_D = 50\text{ A}$		21	30	m $\Omega$
		$V_{GS} = 18\text{ V}$ , $I_D = 50\text{ A}$ , $T_J = 200\text{ °C}$		46		

**Table 4. Dynamic**

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$C_{iss}$	Input capacitance	$V_{DS} = 800\text{ V}$ , $f = 1\text{ MHz}$ , $V_{GS} = 0\text{ V}$	-	3540	-	pF
$C_{oss}$	Output capacitance		-	176	-	pF
$C_{rss}$	Reverse transfer capacitance		-	28	-	pF
$R_G$	Intrinsic gate resistance	$f = 1\text{ MHz}$ , $I_D = 0\text{ A}$	-	1	-	$\Omega$
$Q_g$	Total gate charge	$V_{DD} = 800\text{ V}$ , $I_D = 50\text{ A}$ , $V_{GS} = -5\text{ to }18\text{ V}$	-	150	-	nC
$Q_{gs}$	Gate-source charge		-	28	-	nC
$Q_{gd}$	Gate-drain charge		-	63	-	nC

**Table 5. Switching energy**

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$E_{on}$	Turn-on switching energy	$V_{DD} = 800\text{ V}$ , $I_D = 50\text{ A}$	-	1019	-	$\mu\text{J}$
$E_{off}$	Turn-off switching energy	$R_G = 3.3\ \Omega$ , $V_{GS} = -5\text{ to }18\text{ V}$	-	378	-	$\mu\text{J}$

**Table 6. Switching times**

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit	
$t_{d(on)}$	Turn-on delay time	$V_{DD} = 800\text{ V}$ , $I_D = 50\text{ A}$	-	16	-	ns	
$t_r$	Rise time		-	9.5	-	ns	
$t_{d(off)}$	Turn-off delay time		$R_G = 3.3\ \Omega$ , $V_{GS} = -5\text{ to }18\text{ V}$	-	37	-	ns
$t_f$	Fall time		-	-	22	-	ns




Table 7. Reverse SiC diode characteristics

Symbol	Parameter	Test conditions	Min	Typ.	Max	Unit
$V_{SD}$	Forward on voltage	$I_{SD} = 50 \text{ A}$ , $V_{GS} = 0 \text{ V}$	-	2.7	-	V
$t_{rr}$	Reverse recovery time	$I_{SD} = 50 \text{ A}$ , $V_{DD} = 800 \text{ V}$ , $V_{GS} = -5 \text{ to } 18 \text{ V}$	-	11.16	-	ns
$Q_{rr}$	Reverse recovery charge		-	278	-	nC
$I_{RRM}$	Reverse recovery current		-	40	-	A




2.1 Electrical characteristics (curves)







**Figure 13. Normalized on-resistance vs temperature**




**Figure 14. Typical reverse conduction characteristics (T<sub>J</sub> = 25 °C)**



**Figure 15. Typical reverse conduction characteristics (T<sub>J</sub> = 200 °C)**



**Figure 16. Typical switching energy vs gate resistance**






### 3 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: [www.st.com](http://www.st.com). ECOPACK is an ST trademark.

#### 3.1 HiP247 package information

Figure 17. HiP247 package outline



8581091\_4


**Table 8. HiP247 package mechanical data**

Dim.	mm		
	Min.	Typ.	Max.
A	4.85	5.00	5.15
A1	2.20		2.60
A2	1.90	2.00	2.10
b	1.00		1.40
b1	2.00		2.40
b2	3.00		3.40
c	0.40		0.80
D	19.85	20.00	20.15
E	15.45	15.60	15.75
E3	1.45		1.65
e	5.30	5.45	5.60
L	14.20		14.80
L1	3.70		4.30
L2	18.30	18.50	18.70
P	3.55		3.65
Q	5.65		5.95
S	5.30	5.50	5.70
aaa		0.04	0.10



## Revision history

Table 9. Document revision history

Date	Revision	Changes
28-Jan-2017	1	First release
22-May-2020	2	Updated <i>Title, Internal schematic, Features, Description and Device summary</i> in cover page. Updated <i>Section 1 Electrical ratings</i> . Updated <i>Section 2 Electrical characteristics</i> . Updated <i>Section 2.1 Electrical characteristics (curves)</i> . Updated <i>Section 3 Package information</i> .
31-Aug-2020	3	Modified <i>Table 7. Reverse SiC diode characteristics</i> . Modified <i>Figure 9. Typical switching energy vs drain current</i> .
07-Jan-2022	4	Updated <i>Section 2.1 Electrical characteristics (curves)</i> . Minor text changes.





**Contents**

- 1 Electrical ratings ..... 2**
- 2 Electrical characteristics..... 3**
  - 2.1 Electrical characteristics (curves) ..... 5
- 3 Package information..... 8**
  - 3.1 HiP247 package information ..... 8
- Revision history .....10**



**IMPORTANT NOTICE – PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, please refer to [www.st.com/trademarks](http://www.st.com/trademarks). All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2022 STMicroelectronics – All rights reserved


**Silicon carbide Power MOSFET 1200 V, 35 mΩ typ., 60 A in an HiP247-4 package**



## SCTWA60N120G2-4

Datasheet

### Silicon carbide Power MOSFET 1200 V, 35 mΩ typ., 60 A in an HiP247-4 package



#### Features

Order code	V <sub>DS</sub>	R <sub>DS(on)</sub> max.	I <sub>D</sub>
SCTWA60N120G2-4	1200 V	52 mΩ	60 A

- Very fast and robust intrinsic body diode
- Extremely low gate charge and input capacitance
- Very high operating junction temperature capability (T<sub>J</sub> = 200 °C)
- Source sensing pin for increased efficiency

#### Applications

- Switching mode power supply
- DC-DC converters
- Industrial motor control

#### Description

This silicon carbide Power MOSFET device has been developed using ST's advanced and innovative 2<sup>nd</sup> generation SiC MOSFET technology. The device features remarkably low on-resistance per unit area and very good switching performance. The variation of switching loss is almost independent of junction temperature.



Product status link	
<a href="#">SCTWA60N120G2-4</a>	

Product summary	
Order code	SCTWA60N120G2-4
Marking	SCT60N120G2
Package	HiP247-4
Packing	Tube



## 1 Electrical ratings

**Table 1. Absolute maximum ratings**

Symbol	Parameter	Value	Unit
$V_{DS}$	Drain-source voltage	1200	V
$V_{GS}$	Gate-source voltage	-10 to 22	V
	Gate-source voltage (recommended operational values)	-5 to 18	
$I_D$	Drain current (continuous) at $T_C = 25\text{ °C}$	60	A
	Drain current (continuous) at $T_C = 100\text{ °C}$	45	
$I_{DM}^{(1)}$	Drain current (pulsed)	177	A
$P_{TOT}$	Total power dissipation at $T_C = 25\text{ °C}$	389	W
$T_{stg}$	Storage temperature range	-55 to 200	°C
$T_J$	Operating junction temperature range		°C

1. Pulse width is limited by safe operating area.

**Table 2. Thermal data**

Symbol	Parameter	Value	Unit
$R_{thJC}$	Thermal resistance, junction-to-case	0.45	°C/W
$R_{thJA}$	Thermal resistance, junction-to-ambient	40	°C/W



## 2 Electrical characteristics

$T_C = 25\text{ }^\circ\text{C}$  unless otherwise specified.

**Table 3. On/off states**

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}$ , $I_D = 1\text{ mA}$	1200			V
$I_{DSS}$	Zero gate voltage drain current	$V_{GS} = 0\text{ V}$ , $V_{DS} = 1200\text{ V}$			10	$\mu\text{A}$
$I_{GSS}$	Gate-body leakage current	$V_{DS} = 0\text{ V}$ , $V_{GS} = -10\text{ to }22\text{ V}$			$\pm 100$	nA
$V_{GS(th)}$	Gate threshold voltage	$V_{DS} = V_{GS}$ , $I_D = 1\text{ mA}$	1.9	3.0	5.0	V
$R_{DS(on)}$	Static drain-source on-resistance	$V_{GS} = 18\text{ V}$ , $I_D = 30\text{ A}$		35	52	m $\Omega$
		$V_{GS} = 18\text{ V}$ , $I_D = 30\text{ A}$ , $T_J = 200\text{ }^\circ\text{C}$		73		

**Table 4. Dynamic**

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$C_{iss}$	Input capacitance	$V_{DS} = 800\text{ V}$ , $f = 1\text{ MHz}$ , $V_{GS} = 0\text{ V}$	-	1989	-	pF
$C_{oss}$	Output capacitance		-	113	-	pF
$C_{rss}$	Reverse transfer capacitance		-	20	-	pF
$R_g$	Gate input resistance	$f = 1\text{ MHz}$ , $I_D = 0\text{ A}$	-	1	-	$\Omega$
$Q_g$	Total gate charge	$V_{DS} = 800\text{ V}$ , $V_{GS} = -5\text{ to }18\text{ V}$ , $I_D = 30\text{ A}$	-	94	-	nC
$Q_{gs}$	Gate-source charge		-	22	-	nC
$Q_{gd}$	Gate-drain charge		-	38	-	nC

**Table 5. Switching energy (inductive load)**

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$E_{on}$	Turn-on switching energy	$V_{DD} = 800\text{ V}$ , $I_D = 40\text{ A}$	-	617	-	$\mu\text{J}$
$E_{off}$	Turn-off switching energy	$R_G = 4.7\text{ }\Omega$ , $V_{GS} = -5\text{ V to }18\text{ V}$	-	188	-	$\mu\text{J}$

**Table 6. Switching times**

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$t_{d(on)}$	Turn-on delay time	$V_{DD} = 800\text{ V}$ , $I_D = 30\text{ A}$ , $R_G = 4.7\text{ }\Omega$ , $V_{GS} = -5\text{ to }18\text{ V}$	-	16	-	ns
$t_r$	Rise time		-	15	-	ns
$t_{d(off)}$	Turn-off delay time		-	32	-	ns
$t_f$	Fall time		-	14	-	ns



Table 7. Reverse SiC diode characteristics

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$V_{SD}$	Diode forward voltage	$I_{SD} = 30 \text{ A}$ , $V_{GS} = 0 \text{ V}$	-	3	-	V
$t_{rr}$	Reverse recovery time	$I_{SD} = 30 \text{ A}$ , $V_{GS} = 0 \text{ V}$ , $di/dt = 2000 \text{ A}/\mu\text{s}$ , $V_{DD} = 800 \text{ V}$	-	17	-	ns
$Q_{rr}$	Reverse recovery charge		-	102	-	nC
$I_{RRM}$	Reverse recovery current		-	10	-	A



2.1 Electrical characteristics (curves)








Figure 7. Typical gate charge characteristics




Figure 8. Typical capacitance characteristics




Figure 9. Typical switching energy vs drain current




Figure 10. Typical switching energy vs temperature




Figure 11. Typical switching energy vs gate resistance




Figure 12. Normalized gate threshold vs temperature






Figure 13. Normalized on-resistance vs temperature




Figure 14. Normalized breakdown voltage vs temperature




Figure 15. Typical reverse conduction characteristics ( $T_J = 25$  °C)





Figure 16. Typical reverse conduction characteristics ( $T_J = 200$  °C)






### 3 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: [www.st.com](http://www.st.com). ECOPACK is an ST trademark.

#### 3.1 HiP247-4 package information

Figure 17. HiP247-4 package outline



8405626\_Rev\_3


**Table 8. HiP247-4 mechanical data**

Dim.	mm		
	Min.	Typ.	Max.
A	4.90	5.00	5.10
A1	2.31	2.41	2.51
A2	1.90	2.00	2.10
b	1.16		1.29
b1	1.15	1.20	1.25
b2	0		0.20
c	0.59		0.66
c1	0.58	0.60	0.62
D	20.90	21.00	21.10
D1	16.25	16.55	16.85
D2	1.05	1.20	1.35
D3	24.97	25.12	25.27
E	15.70	15.80	15.90
E1	13.10	13.30	13.50
E2	4.90	5.00	5.10
E3	2.40	2.50	2.60
e	2.44	2.54	2.64
e1	4.98	5.08	5.18
L	19.80	19.92	20.10
P	3.50	3.60	3.70
P1			7.40
P2	2.40	2.50	2.60
Q	5.60		6.00
S		6.15	
T	9.80		10.20
U	6.00		6.40
aaa		0.04	0.10



## Revision history

Table 9. Document revision history

Date	Revision	Changes
19-Feb-2021	1	First release.
24-May-2021	2	Modified Table 3. On/off states. Minor text changes.
16-Jun-2021	3	Modified Table 1. Absolute maximum ratings. Modified Figure 15. Typical reverse conduction characteristics ( $T_J = 25\text{ }^\circ\text{C}$ ) and Figure 16. Typical reverse conduction characteristics ( $T_J = 200\text{ }^\circ\text{C}$ ).



## Contents

<b>1</b>	<b>Electrical ratings</b> .....	<b>2</b>
<b>2</b>	<b>Electrical characteristics</b> .....	<b>3</b>
2.1	Electrical characteristics (curves) .....	5
<b>3</b>	<b>Package information</b> .....	<b>8</b>
3.1	HiP247-4 package information .....	8
	<b>Revision history</b> .....	<b>10</b>



**IMPORTANT NOTICE – PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, please refer to [www.st.com/trademarks](http://www.st.com/trademarks). All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2021 STMicroelectronics – All rights reserved

**Silicon carbide Power MOSFET 650 V, 116 A, 18 m $\Omega$  (typ., T<sub>J</sub> = 25 °C) in an H<sup>2</sup>PAK-7 package**







## SCTH90N65G2V-7

Datasheet

Silicon carbide Power MOSFET 650 V, 116 A, 18 mΩ (typ.,  $T_J = 25\text{ °C}$ )  
in an H<sup>2</sup>PAK-7 package



H<sup>2</sup>PAK-7



### Product status link

[SCTH90N65G2V-7](#)

### Product summary

Order code	SCTH90N65G2V-7
Marking	SCT90N65
Package	H <sup>2</sup> PAK-7
Packing	Tape and reel

### Features

Order code	$V_{DS}$	$R_{DS(on)}$ max.	$I_D$
SCTH90N65G2V-7	650 V	24 mΩ	116 A

- Very high operating junction temperature capability ( $T_J = 175\text{ °C}$ )
- Very fast and robust intrinsic body diode
- Extremely low gate charge and input capacitances

### Applications

- Switching applications
- Power supply for renewable energy systems
- High frequency DC-DC converters

### Description

This silicon carbide Power MOSFET device has been developed using ST's advanced and innovative 2<sup>nd</sup> generation SiC MOSFET technology. The device features remarkably low on-resistance per unit area and very good switching performance. The variation of switching loss is almost independent of junction temperature.



## 1 Electrical ratings

**Table 1. Absolute maximum ratings**

Symbol	Parameter	Value	Unit
$V_{DS}$	Drain-source voltage	650	V
$V_{GS}$	Gate-source voltage	-10 to 22	V
	Gate-source voltage (recommended operating values)	-5 to 18	
$I_D$	Drain current (continuous) at $T_C = 25\text{ °C}$	118	A
	Drain current (continuous) at $T_C = 100\text{ °C}$	82	
$I_{DM}^{(1)}$	Drain current (pulsed)	220	A
$P_{TOT}$	Total power dissipation at $T_C = 25\text{ °C}$	484	W
$T_{stg}$	Storage temperature range	-55 to 175	°C
$T_J$	Operating junction temperature range		°C

1. Pulse width is limited by safe operating area.

**Table 2. Thermal data**

Symbol	Parameter	Value	Unit
$R_{thj-case}$	Thermal resistance junction-case	0.31	°C/W
$R_{thj-amb}$	Thermal resistance junction-ambient	40	°C/W



## 2 Electrical characteristics

( $T_C = 25\text{ °C}$  unless otherwise specified).

**Table 3. On/off states**

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}$ , $I_D = 1\text{ mA}$	650			V
$I_{DSS}$	Zero gate voltage drain current	$V_{DS} = 650\text{ V}$ , $V_{GS} = 0\text{ V}$			10	$\mu\text{A}$
		$V_{DS} = 650\text{ V}$ , $V_{GS} = 0\text{ V}$ , $T_J = 150\text{ °C}$		10		
$I_{GSS}$	Gate-body leakage current	$V_{DS} = 0\text{ V}$ , $V_{GS} = -10\text{ to }22\text{ V}$			$\pm 100$	nA
$V_{GS(th)}$	Gate threshold voltage	$V_{DS} = V_{GS}$ , $I_D = 1\text{ mA}$	1.9	3.2	5.0	V
$R_{DS(on)}$	Static drain-source on-resistance	$V_{GS} = 18\text{ V}$ , $I_D = 50\text{ A}$		18	24	m $\Omega$
		$V_{GS} = 18\text{ V}$ , $I_D = 50\text{ A}$ , $T_J = 175\text{ °C}$		27		

**Table 4. Dynamic**

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$C_{iss}$	Input capacitance	$V_{DS} = 400\text{ V}$ , $f = 1\text{ MHz}$ , $V_{GS} = 0\text{ V}$	-	3380	-	pF
$C_{oss}$	Output capacitance		-	294	-	pF
$C_{riss}$	Reverse transfer capacitance		-	49	-	pF
$Q_g$	Total gate charge	$V_{DD} = 400\text{ V}$ , $I_D = 50\text{ A}$ , $V_{GS} = -5\text{ to }18\text{ V}$	-	157	-	nC
$Q_{gs}$	Gate-source charge		-	43	-	nC
$Q_{gd}$	Gate-drain charge		-	42	-	nC
$R_g$	Gate input resistance		$f = 1\text{ MHz}$ , $I_D = 0\text{ A}$	-	1	-

**Table 5. Switching energy (inductive load)**

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$E_{on}$	Turn-on switching energy	$V_{GS} = -5\text{ to }18\text{ V}$ , $V_{DD} = 400\text{ V}$ , $I_D = 50\text{ A}$ , $R_G = 2.2\text{ }\Omega$	-	130	-	$\mu\text{J}$
$E_{off}$	Turn-off switching energy		-	210	-	
$E_{on}$	Turn-on switching energy	$V_{GS} = -5\text{ to }18\text{ V}$ , $V_{DD} = 400\text{ V}$ , $I_D = 50\text{ A}$ , $R_G = 2.2\text{ }\Omega$ , $T_C = 150\text{ °C}$	-	135	-	
$E_{off}$	Turn-off switching energy		-	200	-	


**Table 6. Switching times**




Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$t_{d(on)}$	Turn-on delay time	$V_{DD} = 400\text{ V}$ , $I_D = 50\text{ A}$ , $R_G = 2.2\ \Omega$ , $V_{GS} = -5\text{ to }18\text{ V}$	-	28	-	ns
$t_f$	Fall time		-	16	-	ns
$t_{d(off)}$	Turn-off delay time		-	58	-	ns
$t_r$	Rise time		-	38	-	ns

**Table 7. Reverse SiC diode characteristics**

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$V_{SD}$	Forward on voltage	$I_F = 30\text{ A}$ , $V_{GS} = 0\text{ V}$	-	2.5	-	V
$t_{rr}$	Reverse recovery time	$I_F = 50\text{ A}$ , $di/dt = 4000\text{ A}/\mu\text{s}$ , $V_{DD} = 400\text{ V}$	-	17	-	ns
$Q_{rr}$	Reverse recovery charge		-	308	-	nC
$I_{RRM}$	Reverse recovery current		-	30	-	A



2.1 Electrical characteristics (curves)








Figure 13. Normalized breakdown voltage vs temperature




Figure 14. Typical switching energy vs drain current




Figure 15. Typical switching energy vs temperature




Figure 16. Typical reverse conduction characteristics (T<sub>J</sub> = -50 °C)




Figure 17. Typical reverse conduction characteristics (T<sub>J</sub> = 25 °C)





Figure 18. Typical reverse conduction characteristics (T<sub>J</sub> = 150 °C)






### 3 Package information

In order to meet environmental requirements, ST offers these devices in different grades of **ECOPACK** packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: [www.st.com](http://www.st.com). ECOPACK is an ST trademark.

#### 3.1 H<sup>2</sup>PAK-7 package information

Figure 19. H<sup>2</sup>PAK-7 package outline



DM90248218\_4






**Table 8. H<sup>2</sup>PAK-7 package mechanical data**

Dim.	mm	
	Min.	Max.
A	4.30	4.80
A1	0.03	0.20
C	1.17	1.37
e	2.34	2.74
e1	4.88	5.28
e2	7.42	7.82
E	0.45	0.80
F	0.50	0.70
H	10.00	10.40
H1	7.40	7.80
L	14.75	15.25
L1	1.27	1.40
L2	4.35	4.95
L3	6.85	7.25
M	1.90	2.50
R	0.20	0.80
V	0°	8°

**Figure 20. H<sup>2</sup>PAK-7 recommended footprint**




*Note: Dimensions are in mm.*



3.2 Packing information

Figure 21. Tape outline



AM08852v2



Figure 22. Reel outline




Table 9. Tape and reel mechanical data

Tape			Reel		
Dim.	mm		Dim.	mm	
	Min.	Max.		Min.	Max.
A0	10.5	10.7	A		330
B0	15.7	15.9	B	1.5	
D	1.5	1.6	C	12.8	13.2
D1	1.59	1.61	D	20.2	
E	1.65	1.85	G	24.4	26.4
F	11.4	11.6	N	100	
K0	4.8	5.0	T		30.4
P0	3.9	4.1			
P1	11.9	12.1	Base quantity		1000
P2	1.9	2.1	Bulk quantity		1000
R	50				
T	0.25	0.35			
W	23.7	24.3			



## Revision history

Table 10. Document revision history

Date	Revision	Changes
30-Mar-2017	1	First release
28-Jun-2018	2	Updated cover page. Updated <i>Section 2 Electrical characteristics</i> and <i>Section 3 Package information</i> . Minor text changes.
22-Jan-2019	3	Updated title and features on cover page. Updated <i>Table 1. Absolute maximum ratings</i> . Updated <i>Section 2 Electrical characteristics</i> and <i>Section 2.1 Electrical characteristics (curves)</i> . Minor text changes.
19-Jul-2019	4	Updated <i>Section 1 Electrical ratings</i> . Updated <i>Section 2 Electrical characteristics</i> and <i>Section 2.1 Electrical characteristics (curves)</i> . Minor text changes.



**Contents**

- 1 Electrical ratings ..... 2**
- 2 Electrical characteristics..... 3**
  - 2.1 Electrical characteristics (curves) ..... 5
- 3 Package information..... 8**
  - 3.1 H<sup>2</sup>PAK-7 package information ..... 8
  - 3.2 Packing information ..... 9
- Revision history ..... 12**



**IMPORTANT NOTICE – PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, please refer to [www.st.com/trademarks](http://www.st.com/trademarks). All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2019 STMicroelectronics – All rights reserved


**Silicon carbide Power MOSFET 650 V, 18 m $\Omega$  typ., 119 A in an HiP247-4 package**



## SCTWA90N65G2V-4

Datasheet

Silicon carbide Power MOSFET 650 V, 18 mΩ typ., 119 A in an HiP247-4 package



## Features

Order code	V <sub>DS</sub>	R <sub>DS(on)</sub> max.	I <sub>D</sub>
SCTWA90N85G2V-4	650 V	24 mΩ	119 A

- High speed switching performance
- Very high operating junction temperature capability (T<sub>J</sub> = 200 °C)
- Very fast and robust intrinsic body diode
- Extremely low gate charge and input capacitances
- Source sensing pin for increased efficiency

## Applications

- Switching mode power supply
- DC-DC converters
- Industrial motor control

## Description

This silicon carbide Power MOSFET device has been developed using ST's advanced and innovative 2<sup>nd</sup> generation SiC MOSFET technology. The device features remarkably low on-resistance per unit area and very good switching performance. The variation of switching loss is almost independent of junction temperature.



## Product status link

SCTWA90N85G2V-4

## Product summary

Order code	SCTWA90N85G2V-4
Marking	SCT90N85G2V
Package	HiP247-4
Packing	Tube





## 1 Electrical ratings

**Table 1. Absolute maximum ratings**

Symbol	Parameter	Value	Unit
$V_{DS}$	Drain-source voltage	650	V
$V_{GS}$	Gate-source voltage	-10 to 22	V
	Gate-source voltage (recommended operating values)	-5 to 18	
$I_D$	Drain current (continuous) at $T_C = 25\text{ °C}$	119	A
	Drain current (continuous) at $T_C = 100\text{ °C}$	90	
$I_{DM}^{(1)}$	Drain current (pulsed)	220	A
$P_{TOT}$	Total power dissipation at $T_C = 25\text{ °C}$	565	W
$T_{stg}$	Storage temperature range	-55 to 200	°C
$T_J$	Operating junction temperature range		°C

1. Pulse width is limited by safe operating area.

**Table 2. Thermal data**

Symbol	Parameter	Value	Unit
$R_{\theta JC}$	Thermal resistance, junction-to-case	0.31	°C/W
$R_{\theta JA}$	Thermal resistance, junction-to-ambient	40	°C/W



## 2 Electrical characteristics

( $T_{CASE} = 25\text{ °C}$  unless otherwise specified).

**Table 3. On/off states**

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}$ , $I_D = 1\text{ mA}$	650			V
$I_{DSS}$	Zero gate voltage drain current	$V_{DS} = 650\text{ V}$ , $V_{GS} = 0\text{ V}$			10	$\mu\text{A}$
$I_{GSS}$	Gate-body leakage current	$V_{DS} = 0\text{ V}$ , $V_{GS} = -10\text{ to }22\text{ V}$			$\pm 100$	nA
$V_{GS(th)}$	Gate threshold voltage	$V_{DS} = V_{GS}$ , $I_D = 1\text{ mA}$	1.9	3.2	5.0	V
$R_{DS(on)}$	Static drain-source on-resistance	$V_{GS} = 18\text{ V}$ , $I_D = 50\text{ A}$		18	24	m $\Omega$
		$V_{GS} = 18\text{ V}$ , $I_D = 50\text{ A}$ , $T_J = 200\text{ °C}$		30		

**Table 4. Dynamic, based on HiP247 package option**

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$C_{iss}$	Input capacitance	$V_{DS} = 400\text{ V}$ , $f = 1\text{ MHz}$ , $V_{GS} = 0\text{ V}$	-	3380	-	pF
$C_{oss}$	Output capacitance		-	294	-	
$C_{rss}$	Reverse transfer capacitance		-	49	-	
$Q_g$	Total gate charge	$V_{DD} = 400\text{ V}$ , $I_D = 50\text{ A}$ , $V_{GS} = -5\text{ V to }18\text{ V}$	-	157	-	nC
$Q_{gs}$	Gate-source charge		-	43	-	
$Q_{gd}$	Gate-drain charge		-	42	-	
$R_g$	Gate input resistance	$f = 1\text{ MHz}$ , $I_D = 0\text{ A}$	-	1	-	$\Omega$

**Table 5. Switching energy (inductive load), based on HiP247 package option**

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$E_{on}$	Turn-on switching energy	$V_{DD} = 400\text{ V}$ , $I_D = 50\text{ A}$ , $R_G = 2.2\ \Omega$ , $V_{GS} = -5\text{ to }18\text{ V}$	-	130	-	$\mu\text{J}$
$E_{off}$	Turn-off switching energy		-	210	-	
$E_{on}$	Turn-on switching energy	$V_{DD} = 400\text{ V}$ , $I_D = 50\text{ A}$ , $R_G = 2.2\ \Omega$ , $V_{GS} = -5\text{ to }18\text{ V}$ , $T_J = 200\text{ °C}$	-	135	-	
$E_{off}$	Turn-off switching energy		-	200	-	


**Table 6. Switching times, based on HiP247 package option**




Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$t_{d(on)}$	Turn-on delay time	$V_{DD} = 400\text{ V}$ , $I_D = 50\text{ A}$ , $R_G = 2.2\ \Omega$ , $V_{GS} = -5\text{ V to }18\text{ V}$ .	-	26	-	ns
$t_f$	Fall time		-	16	-	
$t_{d(off)}$	Turn-off delay time		-	58	-	
$t_r$	Rise time		-	38	-	

**Table 7. Reverse SiC diode characteristics, based on HiP247 package option**

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$V_{SD}$	Forward on voltage	$I_F = 30\text{ A}$ , $V_{GS} = 0\text{ V}$	-	2.5	-	V
$t_{rr}$	Reverse recovery time	$I_F = 50\text{ A}$ , $di/dt = 4000\text{ A}/\mu\text{s}$ .	-	17	-	ns
$Q_{rr}$	Reverse recovery charge	$V_{GS} = V_{GS} = -5\text{ V to }18\text{ V}$ .	-	308	-	nC
$I_{RRM}$	Reverse recovery current	$V_{DD} = 400\text{ V}$ , $T_J = 25\text{ }^\circ\text{C}$	-	30	-	A



2.1 Electrical characteristics (curves), based on HiP247 package option





SCTWA90N65G2V-4

Electrical characteristics (curves), based on HiP247 package option






Figure 13. Normalized breakdown voltage vs temperature




Figure 14. Typical switching energy vs drain current




Figure 15. Typical switching energy vs temperature




Figure 16. Typical reverse conduction characteristics (T\_J = -50 °C)




Figure 17. Typical reverse conduction characteristics (T\_J = 25 °C)






Figure 18. Typical reverse conduction characteristics (T\_J = 150 °C)






### 3 Test circuits

Figure 19. Switching times test circuit for resistive load




AM1585v1

Figure 20. Test circuit for gate charge behavior




AM1585v1

Figure 21. Test circuit for inductive load switching and diode recovery times




AM1585v1

Figure 22. Unclamped inductive load test circuit




AM1585v1

Figure 23. Unclamped inductive waveform



AM0147v1

Figure 24. Switching time waveform



AM0147v1




## 4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: [www.st.com](http://www.st.com). ECOPACK is an ST trademark.

### 4.1 HiP247-4 package information

Figure 25. HiP247-4 package outline



8405625\_2




**Table 8. HiP247-4 mechanical data**

Dim.	mm		
	Min.	Typ.	Max.
A	4.90	5.00	5.10
A1	2.31	2.41	2.51
A2	1.90	2.00	2.10
b	1.18		1.29
b1	1.15	1.20	1.25
b2	0		0.20
c	0.59		0.68
c1	0.58	0.60	0.62
D	20.90	21.00	21.10
D1	16.25	16.55	16.85
D2	1.05	1.20	1.35
D3	24.97	25.12	25.27
E	15.70	15.80	15.90
E1	13.10	13.30	13.50
E2	4.90	5.00	5.10
E3	2.40	2.50	2.60
e	2.44	2.54	2.64
e1	4.08	5.08	5.18
L	19.80	19.92	20.10
P	3.50	3.60	3.70
P1			7.40
P2	2.40	2.50	2.60
Q	5.60		6.00
S		6.15	
T	9.80		10.20
U	6.00		6.40



Revision history

Table 9. Document revision history

Date	Revision	Changes
25-Nov-2020	1	First release.



**Contents**

- 1 Electrical ratings ..... 2**
- 2 Electrical characteristics..... 3**
  - 2.1 Electrical characteristics (curves), based on HiP247 package option ..... 5
- 3 Test circuits ..... 8**
- 4 Package information..... 9**
  - 4.1 HiP247-4 package information ..... 9
- Revision history ..... 11**



**IMPORTANT NOTICE – PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, please refer to [www.st.com/trademarks](http://www.st.com/trademarks). All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2020 STMicroelectronics – All rights reserved



**Silicon carbide Power MOSFET 650 V, 55 m $\Omega$  typ., 40 A in a PowerFLAT 8x8 HV package**



## SCTL35N65G2V

Datasheet

### Silicon carbide Power MOSFET 650 V, 55 mΩ typ., 40 A in a PowerFLAT 8x8 HV package



#### Features

Order code	V <sub>DS</sub>	R <sub>DS(on)</sub> max.	I <sub>D</sub>
SCTL35N65G2V	650 V	67 mΩ	40 A

- Very fast and robust intrinsic body diode
- Low capacitances
- Source sensing pin for increased efficiency

#### Applications

- Switching mode power supply
- DC-DC converters
- Industrial motor control

#### Description

This silicon carbide Power MOSFET device has been developed using ST's advanced and innovative 2<sup>nd</sup> generation SiC MOSFET technology. The device features remarkably low on-resistance per unit area and very good switching performance. The variation of switching loss is almost independent of junction temperature.



Product status link	
<a href="#">SCTL35N65G2V</a>	

Product summary	
Order code	SCTL35N65G2V
Marking	35N65G2V
Package	PowerFLAT 8x8 HV
Packing	Tape and reel



## 1 Electrical ratings

**Table 1. Absolute maximum ratings**

Symbol	Parameter	Value	Unit
$V_{DS}$	Drain-source voltage	650	V
$V_{GS}$	Gate-source voltage	-10 to 22	V
	Gate-source voltage (recommended operating range)	-5 to 20	
$I_D^{(1)}$	Drain current (continuous) at $T_C = 25\text{ °C}$	40	A
	Drain current (continuous) at $T_C = 100\text{ °C}$	40	
$I_{DM}^{(2)}$	Drain current (pulsed)	160	A
$P_{TOT}$	Total power dissipation at $T_C = 25\text{ °C}$	417	W
$T_{stg}$	Storage temperature range	-55 to 175	°C
$T_J$	Operating junction temperature range		°C

1. Value limited by package.
2. Pulse width is limited by safe operating area.

**Table 2. Thermal data**

Symbol	Parameter	Value	Unit
$R_{thJC}$	Thermal resistance, junction-to-case	0.36	°C/W
$R_{thJB}^{(1)}$	Thermal resistance, junction-to-board	45	°C/W

1. When mounted on an 1-inch<sup>2</sup> FR-4, 2 Oz copper board.



## 2 Electrical characteristics

( $T_C = 25\text{ }^\circ\text{C}$  unless otherwise specified).

**Table 3. On/off states**

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}$ , $I_D = 1\text{ mA}$	650			V
$I_{DSS}$	Zero gate voltage drain current	$V_{GS} = 0\text{ V}$ , $V_{DS} = 650\text{ V}$			5	$\mu\text{A}$
$I_{GSS}$	Gate-body leakage current	$V_{DS} = 0\text{ V}$ , $V_{GS} = -10\text{ to }22\text{ V}$			$\pm 100$	nA
$V_{GS(th)}$	Gate threshold voltage	$V_{DS} = V_{GS}$ , $I_D = 1\text{ mA}$	1.8	3.2	5.0	V
$R_{DS(on)}$	Static drain-source on-resistance	$V_{GS} = 20\text{ V}$ , $I_D = 20\text{ A}$		45	67	m $\Omega$
		$V_{GS} = 18\text{ V}$ , $I_D = 20\text{ A}$		55		
		$V_{GS} = 20\text{ V}$ , $I_D = 20\text{ A}$ , $T_J = 175\text{ }^\circ\text{C}$		58		

**Table 4. Dynamic, based on HiP247 package option**

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$C_{iss}$	Input capacitance	$V_{GS} = 0\text{ V}$ , $V_{DS} = 400\text{ V}$ , $f = 1\text{ MHz}$	-	1370	-	pF
$C_{oss}$	Output capacitance		-	125	-	pF
$C_{riss}$	Reverse transfer capacitance		-	30	-	pF
$R_g$	Gate input resistance	$f = 1\text{ MHz}$ , $I_D = 0\text{ A}$	-	2	-	$\Omega$
$Q_g$	Total gate charge	$V_{DD} = 400\text{ V}$ , $I_D = 20\text{ A}$ , $V_{GS} = 0\text{ to }20\text{ V}$	-	73	-	nC
$Q_{gs}$	Gate-source charge		-	14	-	nC
$Q_{gd}$	Gate-drain charge		-	27	-	nC

**Table 5. Switching energy (inductive load), based on HiP247 package option**

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$E_{on}$	Turn-on switching energy	$V_{DD} = 400\text{ V}$ , $I_D = 20\text{ A}$ ,	-	100	-	$\mu\text{J}$
$E_{off}$	Turn-off switching energy	$R_G = 4.7\text{ }\Omega$ , $V_{GS} = -5\text{ to }20\text{ V}$	-	35	-	$\mu\text{J}$

**Table 6. Switching times, based on HiP247 package option**

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$t_{d(on)}$	Turn-on delay time	$V_{DD} = 400\text{ V}$ , $I_D = 20\text{ A}$ , $R_G = 4.7\text{ }\Omega$ , $V_{GS} = -5\text{ to }20\text{ V}$	-	16	-	ns
$t_f$	Fall time		-	14	-	ns
$t_{d(off)}$	Turn-off delay time		-	35	-	ns
$t_r$	Rise time		-	9	-	ns







Table 7. Reverse diode characteristics, based on HiP247 package option

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$V_{SD}$	Forward on voltage	$V_{GS} = 0\text{ V}$ , $I_F = 20\text{ A}$ ,	-	3.3	-	V
$t_{rr}$	Reverse recovery time	$V_{DD} = 400\text{ V}$ , $I_F = 20\text{ A}$ , $di/dt = 1000\text{ A}/\mu\text{s}$	-	18	-	ns
$Q_{rr}$	Reverse recovery charge		-	85	-	nC
$I_{RRM}$	Reverse recovery current		-	7	-	A




2.1 Electrical characteristics (curves)








**Figure 13. Reverse conduction characteristics ( $T_J = 25\text{ }^\circ\text{C}$ ), based on HiP247 package option**



**Figure 14. Reverse conduction characteristics ( $T_J = 175\text{ }^\circ\text{C}$ ), based on HiP247 package option**






### 3 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: [www.st.com](http://www.st.com). ECOPACK is an ST trademark.

#### 3.1 PowerFLAT 8x8 HV type A package information

Figure 15. PowerFLAT 8x8 HV type A package outline




8222871\_Rev\_4



**Table 8. PowerFLAT 8x8 HV type A mechanical data**

Ref.	Dimensions (in mm)		
	Min.	Typ.	Max.
A	0.75	0.85	0.95
A1	0.00		0.05
A3	0.10	0.20	0.30
b	0.90	1.00	1.10
D	7.90	8.00	8.10
E	7.90	8.00	8.10
D2	7.10	7.20	7.30
E1	2.65	2.75	2.85
E2	4.25	4.35	4.45
e	2.00 BSC		
L	0.40	0.50	0.60

**Figure 16. PowerFLAT 8x8 HV footprint**




6222871\_REV\_4\_footprint

**Note:** All dimensions are in millimeters.



3.2 PowerFLAT 8x8 HV packing information

Figure 17. PowerFLAT 8x8 HV tape



Note: All dimensions are in millimeters.

Figure 18. PowerFLAT 8x8 HV package orientation in carrier tape







Figure 19. PowerFLAT 8x8 HV reel



8229819\_Reel\_revA

Note: All dimensions are in millimeters.





Revision history

Table 9. Document revision history

Date	Version	Changes
02-Dec-2020	1	First release.



## Contents

<b>1</b>	<b>Electrical ratings</b> .....	<b>2</b>
<b>2</b>	<b>Electrical characteristics</b> .....	<b>3</b>
2.1	Electrical characteristics (curves) .....	5
<b>3</b>	<b>Package information</b> .....	<b>8</b>
3.1	PowerFLAT 8x8 HV type A package information .....	8
3.2	PowerFLAT 8x8 HV packing information .....	10
	<b>Revision history</b> .....	<b>12</b>

**IMPORTANT NOTICE – PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, please refer to [www.st.com/trademarks](http://www.st.com/trademarks). All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2020 STMicroelectronics – All rights reserved

## UARK

This topic describes the following components:

[Instance, University of Arkansas SiC Power MOSFET](#)

[University of Arkansas SiC MOSFET Model](#)

### University of Arkansas SiC Power MOSFET

The netlist syntax for a University of Arkansas SiC Power MOSFET instance is:

```
Mxxxx nd ng ns modelName [ [DTEMP =] val ]
```

*nd* is the drain node, *ng* is the gate node, *ns* is the source node. *modelName* is the name of a UARK SiC Power MOSFET model defined in a .MODEL statement elsewhere in the netlist.

**Table: UARK SiC Power MOSFET Instance Parameters**

Instance Parameter	Description	Unit	Default
DTEMP	Difference between the element temperature and the circuit temperature in Celsius	°C	0.0

Refer to [Semiconductor Characterization Process](#) for procedure support.

### References:

1. M. Mudholkar, S. Ahmed, M. N. Ericson, S. S. Frank, C. L. Britton and H. A. Mantooh, "Datasheet Driven Silicon Carbide Power MOSFET Model," in IEEE Transactions on Power Electronics, vol. 29, no. 5, pp. 2220-2228, May 2014.
2. A. U. Rashid, M. M. Hossain, A. I. Emon and H. A. Mantooh, "Datasheet-Driven Compact Model of Silicon Carbide Power MOSFET Including Third-Quadrant Behavior," in IEEE Transactions on Power Electronics, vol. 36, no. 10, pp. 11748-11762, Oct. 2021.
3. M. M. Hossain, L. Ceccarelli, A. U. Rashid, R. M. Kotecha and H. A. Mantooh, "An Improved Physics-based LTSpice Compact Electro-Thermal Model for a SiC Power MOSFET with Experimental Validation," IECON 2018 - 44th Annual Conference of the IEEE Industrial Electronics Society, Washington, DC, USA, 2018, pp. 1011-1016.

### University of Arkansas SiC MOSFET Model

The netlist syntax for a University of Arkansas SiC MOSFET Model is:

```
.model modelName NMOS UARK=1 [([parameter real =val] ... [])]
```

*modelName* is the name used by UARK NMOS instances to refer to this .MODEL statement.

**Table: UARK NMOS Basic Model Parameters**

<b>Model Parameter</b>	<b>Description</b>	<b>Unit</b>	<b>Default</b>
<b>mtrlmod</b>	Material type. "0" corresponds to Si and "1" corresponds to SiC	None	1
<b>syncmod</b>	Synchronous mode type. "0" corresponds to disable and "1" corresponds to enable the synchronous rectification	None	1
<b>cgs</b>	Gate to source capacitance	F	6.2e-10
<b>cds</b>	Drain to source zero bias capacitance	F	10e-10
<b>cgd0</b>	Gate drain overlap capacitance	F	1.1e-12
<b>coxd</b>	Gate oxide capacitance	F	1.67e-10
<b>vtd</b>	Gate drain overlap depletion threshold voltage	V	0.01
<b>vtdtco</b>	Temp. coefficient of vtd	V/K	0
<b>fc</b>	Forward-bias depletion capacitance coefficient	None	0
<b>m</b>	Junction grading coefficient	None	0.001
<b>wb</b>	Metallurgical drift region width	cm	150e-6
<b>nb</b>	Base doping concentration	cm <sup>-3</sup>	1.3e+15
<b>a</b>	Device active area	cm <sup>2</sup>	0.1667
<b>agd</b>	Gate drain overlap active area	cm <sup>2</sup>	0.004
<b>thetal</b>	Empirical parameter to model transconductance reduction low gate-source voltage	None	0.0002
<b>thetah</b>	Empirical parameter to model transconductance reduction for high gate-source voltage	None	0.0001
<b>thetaltemp</b>	Temperature exponent for thetal	m/s	26.9482
<b>thetahtemp</b>	Temperature exponent for thetah	V	0
<b>rs</b>	Parasitic drain resistance	Ohms	1e-3
<b>kfl</b>	Transconductance parameter to scale current in triode region and low threshold voltage region	None	1.65
<b>kfh</b>	Transconductance parameter to scale current in triode region and high threshold voltage region	None	10
<b>kpl</b>	Transconductance parameter to scale current in triode and saturation region and low threshold voltage region	None	1.8
<b>kph</b>	Transconductance parameter to scale current in triode and saturation region and high threshold voltage	None	4.89

	region		
<b>kfltemp</b>	Temp. exponent for kfl	None	0
<b>kfhtemp</b>	Temp. exponent for kfh	None	6.4242
<b>kpltemp</b>	Temp. exponent for kpl	None	-4.6188
<b>kphtemp</b>	Temp. exponent for kph	None	0.2419
<b>vtl</b>	Low current threshold voltage	V	2.5
<b>vth</b>	High current threshold voltage	V	5.8
<b>vtltco</b>	Temp. coefficient of vtl	V/K	0.0033
<b>vthtco</b>	Temp. coefficient of vth	V/K	-0.026
<b>vbigd</b>	Gate-drain neck region built-in potential	None	0.1
<b>pvf</b>	Pinch-off voltage parameter to adjust drain-source saturation voltage	None	480e-3
<b>fxjbe</b>	Fraction depletion charge at gate-drain overlap edge	F/cm <sup>2</sup>	0.5
<b>fxjbm</b>	Fraction depletion charge at gate-drain overlap middle	F/cm <sup>2</sup>	0.75
<b>slmin</b>	Minimum slope for MOSFET current	A/V	1.0e-9
<b>is_body</b>	Body diode reverse bias saturation current	A	1e-10
<b>id0</b>	Leakage current at breakdown voltage	A	0
<b>vb</b>	Breakdown voltage of the device	V	1200
<b>tnom</b>	Nominal temperature	°C	27
<b>rd</b>	Parasitic drain resistance	Ohms	0.035
<b>rdiode</b>	Body diode resistance	Ohms	0.003
<b>rdvd</b>	Drain voltage coefficient of drift resistance	Ohms/V	0.015
<b>rdvg11</b>	First gate voltage coefficient of drift resistance	Ohms/V	0.001
<b>rdvg12</b>	Second gate voltage coefficient of drift resistance	Ohms/V	5
<b>rdtemp1</b>	First temperature coefficient of rd	Ohms/K	0.0
<b>rdtemp2</b>	Second temperature coefficient of rd	Ohms/K	0.0
<b>rdvdtemp1</b>	First temperature coefficient of rdvd	Ohms/V.K	0
<b>rdvdtemp2</b>	Second temperature coefficient of rd	Ohms/V.K	-3.3049e-7
<b>kvsg1</b>	Gate bias dependent first body diode parameter	1/V	1.0
<b>kvsg2</b>	Gate bias dependent second body diode parameter	1/V	1
<b>nd</b>	Emission coefficient of body diode	None	3.3

Refer to [Semiconductor Characterization Process](#) for procedure support.

### References:

1. M. Mudholkar, S. Ahmed, M. N. Ericson, S. S. Frank, C. L. Britton and H. A. Mantooh, "Datasheet Driven Silicon Carbide Power MOSFET Model," in IEEE Transactions on Power Electronics, vol. 29, no. 5, pp. 2220-2228, May 2014.
2. A. U. Rashid, M. M. Hossain, A. I. Emon and H. A. Mantooh, "Datasheet-Driven Compact Model of Silicon Carbide Power MOSFET Including Third-Quadrant Behavior," in IEEE Transactions on Power Electronics, vol. 36, no. 10, pp. 11748-11762, Oct. 2021.
3. M. M. Hossain, L. Ceccarelli, A. U. Rashid, R. M. Kotecha and H. A. Mantooh, "An Improved Physics-based LTSpice Compact Electro-Thermal Model for a SiC Power MOSFET with Experimental Validation," IECON 2018 - 44th Annual Conference of the IEEE Industrial Electronics Society, Washington, DC, USA, 2018, pp. 1011-1016.

## Pulse Width Modulation



This component aims to emulate the effect of a PWM driven circuit for EMC testing without having to design the necessary control circuit. It is a single-input single-output component that takes a control input and outputs a pulse width modulated signal.

Based on the type of output that is required, you may choose either an inverted or a non-inverted output.

**Table 36: Pulse Width Modulation Parameters**

Parameter	Description
VC_max	Maximum value that the control voltage takes
VC_min	Minimum value that the control voltage takes
IPWM_max	Maximum output voltage
PWM_min	Minimum output voltage
Frequency	Reference voltage frequency




Figure 29-1 PWM Test Circuit







Figure 29-2 PWM Test Circuit Output

## Sinusoidal PWM: Sinusoidal PWM 3-phase 2-level




**Table: Sinusoidal PWM 3-Phase 2-Level**

Parameter	Description	Default Value [Unit]
<b>freq1</b>	Carrier frequency	1000 [Hz]
<b>freq2</b>	Input sinusoid frequency	50 [Hz]
<b>dead_time</b>	Switching dead time	1 [us]
<b>Vm</b>	Input sinusoid amplitude	0.8 [V]
<b>Phase</b>	Input sinusoid initial phase	0 [degrees]
<b>vc_m</b>	Carrier initial voltage	-1 [V]
<b>vc_p</b>	Carrier final voltage	1 [V]
<b>vout_mag</b>	Magnitude of switching output	1 [V]

There are six isolated voltage source outputs: t1, t3, t5 and their complements t2, t4, t6. The reference terminal for each is identified with a 'm' subscript.

## SVPWM: Space-Vector PWM 3-Phase 2-Level



**Table: Space-Vector PWM 3 Phase 2-Level**

Parameter	Description	Default Value [Unit]
<b>freq1</b>	Carrier frequency	1000 [Hz]
<b>freq2</b>	Input sinusoid frequency	500 [Hz]
<b>dead_time</b>	Switching dead time	1 [us]
<b>Vm</b>	Input sinusoid amplitude	0.8 [V]
<b>Phase</b>	Input sinusoid initial phase	0 [degrees]
<b>Vdc</b>	DC voltage	1 [V]
<b>vc_m</b>	Carrier initial voltage	0 [V]
<b>vc_p</b>	Carrier final voltage	1 [V]
<b>vout_mag</b>	Magnitude of switching output	1 [V]

Space-Vector PWM is a special switching sequence of the upper three power transistors of a three-phase power inverter. It generates less harmonic distortion in output voltages and currents that are applied to the phases of an AC motor. The SVPWM also uses supply voltage more efficiently than sinusoidal modulation technique.

There are six isolated voltage source outputs: t1, t3, t5 and their complements t2, t4, t6. The reference terminal for each is identified with a 'm' subscript.

The Space-Vector PWM works in three steps:

1. Determine  $V_d$ ,  $V_q$ ,  $V_{ref}$ , and angle ( $\alpha$ )

$$V_d = V_{an} - \frac{V_{bn}}{2} - \frac{V_{cn}}{2}$$

$$V_q = V_{an} + \frac{V_{bn}\sqrt{3}}{2} - \frac{V_{cn}\sqrt{3}}{2}$$

$$|\overline{V_{ref}}| = \sqrt{V_d^2 + V_q^2}$$

$$\alpha = \tan^{-1}\left(\frac{V_q}{V_d}\right) = \omega t = 2\pi f t \text{ where } f = \text{fundamental frequency}$$

2. Determine time durations  $T_1$ ,  $T_2$ , and  $T_0$

$$T_1 = T_z \cdot a \cdot \frac{\sin(\pi/3 - \alpha)}{\sin(\pi/3)}$$

$$T_2 = T_z \cdot a \cdot \frac{\sin(\alpha)}{\sin(\pi/3)}$$

$$T_0 = T_z - (T_1 + T_2) \text{ where } T_z = \frac{1}{f_z} \text{ and } a = \frac{3|\overline{V_{ref}}|}{2V_{dc}}$$

3. Determine the switching time of each transistor, S1 to S6

$$T_1 = \frac{\sqrt{3} \cdot T_z \cdot |\overline{V_{ref}}|}{V_{dc}} \left( \sin\left(\frac{n\pi}{3}\right) - \alpha \right)$$

$$T_2 = \frac{\sqrt{3} \cdot T_z \cdot |\overline{V_{ref}}|}{V_{dc}} \left( \sin\left(\alpha - \frac{(n-1)\pi}{3}\right) \right)$$

$$T_0 = T_z - T_1 - T_2 \text{ where } n = 1 \text{ through } 6 \text{ (Sector 1 to 6)} \quad 0 \leq \alpha \leq 60^\circ$$

**Table: Switching Time Calculation at Each Sector**

Sector	Upper Switches(S <sub>1</sub> , S <sub>3</sub> , S <sub>5</sub> )	Lower Switches (S <sub>4</sub> , S <sub>6</sub> , S <sub>2</sub> )
1	$S_1 = T_1 + T_2 + T_0/2$ $S_3 = T_2 + T_0/2$ $S_5 = T_0/2$	$S_4 = T_0/2$ $S_6 = T_1 +$

		$T_0/2$ $S_2 = T_1 + T_2 + T_0/2$
<b>2</b>	$S_1 = T_1 + T_0/2$ $S_3 = T_1 + T_2 + T_0/2$ $S_5 = T_0/2$	$S_4 = T_2 + T_0/2$ $S_6 = T_0/2$ $S_2 = T_1 + T_2 + T_0/2$
<b>3</b>	$S_1 = T_0/2$ $S_3 = T_1 + T_2 + T_0/2$ $S_5 = T_2 + T_0/2$	$S_4 = T_1 + T_2 + T_0/2$ $S_6 = T_0/2$ $S_2 = T_1 + T_0/2$
<b>4</b>	$S_1 = T_0/2$ $S_3 = T_1 + T_0/2$ $S_5 = T_1 + T_2 + T_0/2$	$S_4 = T_1 + T_2 + T_0/2$ $S_6 = T_2 + T_0/2$ $S_2 = T_0/2$
<b>5</b>	$S_1 = T_2 + T_0/2$ $S_3 = T_0/2$ $S_5 = T_1 + T_2 + T_0/2$	$S_4 = T_1 + T_0/2$ $S_6 = T_1 + T_2 + T_0/2$ $S_2 = T_0/2$
<b>6</b>	$S_1 = T_1 + T_2 + T_0/2$ $S_3 = T_0/2$ $S_5 = T_1 + T_0/2$	$S_4 = T_0/2$ $S_6 = T_1 + T_2 + T_0/2$ $S_2 = T_2 + T_0/2$

## PWL Diode: Piecewise-linear Diode Model


The PWL Diode model is a linear model of the operating regions of a real semiconductor diode with limits available for the maximum forward and reverse currents. The model is conduction current only and no charge effects are considered.



**Table: PWL Diode Model Parameters**

Parameter	Description	Default Value [Unit]
<b>Ron</b>	ON resistance	1 [Ohm]
<b>Roff</b>	OFF resistance	1e6 [Ohm]
<b>Vfwd</b>	Threshold voltage	0 [V]
<b>Vrev</b>	Breakdown voltage	Specify the absolute value of Vrev [V]
<b>Rrev</b>	Breakdown resistance	1 [Ohm]
<b>Ilimit</b>	Forward current limit	1e6 [Amp]
<b>Revlimit</b>	Reverse current limit	1e6 [Amp]

**Figure 29-3 Figure: I-V curve of PWL diode model**



## Semiconductor Characterization Process

The semiconductor characterization tool enables users to create physics-based models of various power electronics devices to operate to a desired characteristic. Currently, the tool supports modeling of SiC power MOSFET devices, however characterization support for other devices will be added in future releases.

The tool employs the UARK model for modeling of SiC Power MOSFET; this model is based on the analytical equations from multiple publications, referenced at the bottom of this page. The model has multiple parameters that can be adjusted to achieve desired behavior. In other words, the characteristics of the device, such as the Capacitance vs Drain-Source voltage (CV) curves and Drain current vs Drain-Source voltage ( $I_d$ - $V_d$ /Output characteristics) curves, can be modified by adjusting parameters of the UARK model.

However, adjusting these parameters can be a challenging task. The parameter determination procedures rely on commonly available data in the datasheet, including Capacitance vs Drain-Source voltage curves, Drain current vs Drain-Source voltage ( $I_d$ - $V_d$ /Output Characteristics) curves at nominal and elevated temperature, etc. To guide the user through the parameter extraction procedure, an example is provided which guides users to determine all the necessary parameters to achieve desired characteristics. The overall procedure can be divided into the following steps:

1. **Obtain data:** Data on Capacitance vs Drain-Source voltage (CV) curves, Drain current vs Drain-Source voltage (Id-Vd/) curves at nominal and elevated temperature are required. This data can be obtained from the datasheet or through measurements.
2. **UARK model:** The model can be accessed from Component Library > Power Electronics Tools > Power-Semiconductor > MOSFET > UARK.
3. **UARK model parameter extraction/adjustment:** Various parameters in the UARK model are required to be adjusted. The procedure is divided into three main steps, which are explained in detail in the guide. Moreover, the file can be accessed from the following location.

Example Path: Examples\Circuit\Power Electronics\Semiconductor Characterization\UARK Model

Once the device is characterized, users verify the transient behavior of the model. This may include verifying the rise/fall time, switching losses, conduction losses etc. It's important to note that parasitics affect the behavior of the model, and users may need to include them in their analysis. For such investigations Double Pulse Test (DPT) can be performed, an example circuit for simplified DPT can be found.

DPT circuit Path: Extraction\Characterization\_UARK.aedtExamples\Circuit\Power Electronics\Semiconductor Characterization\Double Pulse Test\Double\_Pulse\_Test.aedt

### References:

1. M. Mudholkar, S. Ahmed, M. N. Ericson, S. S. Frank, C. L. Britton and H. A. Mantooh, "Datasheet Driven Silicon Carbide Power MOSFET Model," in IEEE Transactions on Power Electronics, vol. 29, no. 5, pp. 2220-2228, May 2014.
2. A. U. Rashid, M. M. Hossain, A. I. Emon and H. A. Mantooh, "Datasheet-Driven Compact Model of Silicon Carbide Power MOSFET Including Third-Quadrant Behavior," in IEEE Transactions on Power Electronics, vol. 36, no. 10, pp. 11748-11762, Oct. 2021.
3. M. M. Hossain, L. Ceccarelli, A. U. Rashid, R. M. Kotecha and H. A. Mantooh, "An Improved Physics-based LTSpice Compact Electro-Thermal Model for a SiC Power MOSFET with Experimental Validation," IECON 2018 - 44th Annual Conference of the IEEE Industrial Electronics Society, Washington, DC, USA, 2018, pp. 1011-1016.

## Power Electronics Tools Compensators


This topic describes the following compensators in the Power Electronics Tools:

[Type I Compensator \(Integral Controller\)](#)

[Type II Compensator](#)

[Type III Compensator \(PID\)](#)

## Type I Compensator (Integral Controller)



**Table: Type I Compensator Parameters**

Parameter	Description	Data Type	Default Value [Unit]
<b>C1</b>	Capacitance 1 Value	real	1e-7 [F]
<b>R1</b>	Resistor 1 Value	real	1000 [Ohm]
<b>Vmin</b>	Minimum output voltage	real	-15 [V]
<b>Vmax</b>	Maximum output voltage	real	15 [V]

Since optimum performance is obtained from maximizing low frequency gain and minimizing high frequency gain, it stands to reason that an integrator is the logical starting choice for an error amplifier. The transfer function of this type of amplifier has one pole (at the origin), so for reference purposes call this a Type 1 amplifier.

Figure shows the schematic of the traditional Op-Amp with Type I configuration. The operational amplifier (the traditional Op-Amp) represents the basis of the closed-loop system. Its function, in a feedback system, is to amplify the error detected between a fixed and stable reference level and the monitored state variable. In this Type I configuration, derive  $H(s)$  by dividing the capacitor impedance ( $C_1$ ) by the upper resistor. The transfer function is given as follows:

$$\text{Gain}_{\text{TypeI}} = - \frac{1}{sR_1C_1}$$

$$f_c = \frac{1}{2\pi R_1 C_1}$$



The transfer function of a Type 1 amplifier falls at a  $-1$  slope at all frequencies ( $-20$  dB per decade), crossing unity gain at the frequency where the reactance of C1 is equal in magnitude to the resistance of R1. The Type I compensation network has  $-270^\circ$  ( $-180^\circ$  phase shift with the inverting compensation network included) of phase shift throughout the  $-1$  slope region. Type I compensation network is used for systems where the phase shift of the modulator is minimal.

Type 1 is used where no phase boost is necessary at crossover. If a  $45^\circ \phi_m$  is OK, a Type 1 can be used where  $\arg H(fc) < 45^\circ$ :

- Power Factor Correction circuits
- Current mode power supplies in CCM, DCM, or BCM
- Voltage-mode power supplies in DCM
- Pure integrator, brings output overshoot

So, selecting  $f_{po}$  depends on the wanted gain at crossover. Crossover frequency selection depends on several factors:

Switching Frequency: theoretical limit is  $= F_{SW}/2$

In practice, it is recommended to stay below  $1/5$  of  $F_{SW}$  for noise concerns. Say,


$$|G(4kHz)| = 21 \text{ dB}$$

$$|G(4 \text{ kHz})| = 10^{|G|/20}$$

$$|G(5 \text{ kHz})| = 10^{|21|/20}$$

$$f_{po} = G_{fc} * f_{z1} = 10^{|21|/20} * 4k = 44.8 \text{ kHz}$$

## Type 1 with an op amp – Bode plot



The following example illustrates how to set up small signal analysis and transient analysis for Type I compensator in **Electronics Desktop** Circuits.





Table: Type-I Compensator Parameters


	Parameter	Default Value [Unit]
--	-----------	----------------------

<b>Type I Integral Controller I_CONT1</b>	C1	1e-009 [F]
	R1	750 [Ohm]
	Vmin	-15 [V]
	Vmax	15 [V]
<b>Voltage Source E1</b>	EMF Value	0[V]
<b>Voltage Source E2</b>	EMF Value	TRAPEZ1.VAL
<b>Resistor R1</b>	Resistance	1000[Ohm]
<b>Trapezoidal Wave TRAPEZ1</b>	TRISE	1e-006 [s]
	TFALL	1e-006 [s]
	PWIDTH	0.0005 [s]
	TPERIO	0.000502 [s]
	OFFSET	-0.05

Figure 29-4 Results



## Type II Compensator



**Table: Type II Compensator Parameters**

Parameter	Description	Data Type	Default Value [Unit]
<b>C1</b>	Capacitance 1 Value	real	1e-8 [F]
<b>R1</b>	Resistor 1 Value	real	1000 [Ohm]
<b>C2</b>	Capacitance 2 Value	real	1e-8 [F]
<b>R2</b>	Resistor 2 Value	real	1000 [Ohm]
<b>Vmin</b>	Minimum output voltage	real	-15 [V]
<b>Vmax</b>	Maximum output voltage	real	15 [V]

Type II compensators are widely used in the control loops for power converters. A Type II compensator has two poles (one at the origin) and one zero, and the zero is placed somewhere between the poles. Designers use this type of compensator to provide a phase boost to the control loop. It is known that the compensator reaches its maximum phase boost at the geometric mean of the zero's frequency and the second pole's frequency. To design this type of compensator, the popular approach is to place the appropriate loop crossover frequency at the geometric mean of the zero and pole.

Transfer function for Type II compensation network can be written as:

$$\text{Gain}_{\text{TypeII}} = - \frac{1}{R_1 C_2} \frac{\left(s + \frac{1}{R_2 C_1}\right)}{s \left(s + \frac{C_1 + C_2}{R_2 C_1 C_2}\right)}$$

This transfer function has two poles and one zero. The poles and zeros are positioned so as to obtain a phase boost of 90° (ideally) with respect to the converter's transfer function, and their values are summarized in the following table.

Parameter	Value
Pole 1	0 Hz
Zero 1	$\frac{1}{2\pi R_2 C_1}$
Pole 2	$\frac{C_1 + C_2}{2\pi R_2 C_1 C_2}$

### Placement of Poles and Zeros

Say,

$f_c$  (Crossover Frequency) = 5kHz, with gain deficiency is -18dB and required phase boost is +68deg.

Therefore,

$$f_{p1} = [\tan(\text{boost}) + \sqrt{\tan^2(\text{boost}) + 1}] * f_c = 5.14 * 5K = 25.7 \text{ kHz} = f_{z1} = \frac{f_c}{f_{p1}} = 25k / 25.7k = 970 \text{ Hz}$$

A +18dB gain is necessary at 5kHz:

$$|G(5kHz)| = 18 \text{ dB}$$

$$|G(5 \text{ kHz})| = 10^{|G|/20} \approx 8$$


$$f_{po} = 8 * f_{z1} = 7.8 \text{ kHz}$$

Once all the appropriate frequencies are defined, the following equations can be used to calculate component values:

Step	Component	Formula
1	R1	Assume to be 1k
2	R2	$\left(\frac{F_{ESR}}{F_{LC}}\right)^2 \frac{DBW}{F_{ESR}} \frac{V_{OSC}}{V_{IN}} R_1$
3	C1	$\frac{10}{2\pi R_2 F_{LC}}$



4	C2	$\frac{C_i}{(\pi R_2 C_1 F_{SW}) - 1}$
---	----	--

The following example illustrates how to set up small signal analysis and transient analysis for Type II compensator in **Electronics Desktop** Circuits.



Component	Parameter	Default Value [Unit]
Type II Controller	C1	1e-009 [F]
	R1	750 [Ohm]
	C2	1e-012 [F]
	R2	1000 [Ohm]
	Vmin	-15 [V]
	Vmax	15 [V]
Voltage Source	DC Value	0[V]
Voltage Source (Small Signal)	AC Value	1[V]


Figure 29-5 Results



**Figure 29-6 References**

- [1] Amir M. Rahimi, Parviz Parto, and Peyman Asadi, 'Compensator Design Procedure for Buck Converter with Voltage-Mode Error-Amplifier', International Rectifier Application Note
- [2] D. Venable, Venable Technical Paper #3, Optimum feedback amplifier design for control systems

## Type III Compensator (PID)



**Table: Type III Compensator Parameters**

Parameter	Description	Data Type	Default Value [Unit]
<b>C1</b>	Capacitance 1 Value	real	1e-7 [F]
<b>R1</b>	Resistor 1 Value	real	1000 [Ohm]
<b>C2</b>	Capacitance 2 Value	real	1e-7 [F]
<b>R2</b>	Resistor 2 Value	real	1000 [Ohm]
<b>C3</b>	Capacitance 3 Value	real	1e-7 [F]
<b>R3</b>	Resistor 3 Value	real	1000 [Ohm]
<b>Vmin</b>	Minimum output voltage	real	-15 [V]
<b>Vmax</b>	Maximum output voltage	real	15 [V]

Type II compensators are widely used in the control loops for power converters. However, there are cases where the phase lag of a power converter can approach 180 degrees, while the maximal phase from a Type II compensator at any frequencies is at most zero degree. Thus in these cases, the Type II compensator cannot provide enough phase margin to keep the loop stable, and this is where a Type III compensator is needed. A Type III compensator can have a phase plot going above zero degree at some frequencies, and therefore it can provide the required phase boost to maintain a reasonable phase margin.

Type III compensation network places its poles and zeros in such a way that it adjusts the transfer function to have an appropriate bandwidth and give a 180° phase. The goal with this type of compensation is to achieve low DC error and high bandwidth for a quick responding system. Usually Type III is used when location of frequencies is like  $F_{LC} < DBW < F_{ESR} < F_{SW}/2$ , or  $F_{LC} < DBW < F_{SW}/2 < F_{ESR}$ .



The transfer function for Type III compensation network can be written as:

$$\text{Gain}_{\text{TypeIII}} = - \frac{R_1 + R_3}{R_1 R_3 C_2} \frac{\left(s + \frac{1}{R_2 C_1}\right) \left(s + \frac{1}{(R_1 + R_3) C_3}\right)}{s \left(s + \frac{C_1 + C_2}{R_2 C_1 C_2}\right) \left(s + \frac{1}{R_3 C_3}\right)}$$

This transfer function has three poles and two zero. Values of these poles, zeros are positioned so as to obtain a phase boost of  $180^\circ$  with respect to the converter's transfer function. Their values are summarized in the following table.

Parameter	Value
Pole 1	0 Hz
Zero 1	$\frac{1}{2\pi R_2 C_1}$
Zero 2	$\frac{1}{2\pi (R_1 + R_3) C_3}$
Pole 2	$\frac{1}{2\pi R_2 \left(\frac{C_1 C_2}{C_1 + C_2}\right)}$
Pole 3	$\frac{1}{2\pi R_3 C_3}$

### Placement of Poles and Zeros

Say,

$f_c$  (Crossover Frequency) = 5kHz, with gain deficiency is +10dB and required phase boost is +158deg.

$$\text{Boost} = 2 \left[ \arctan\left(\frac{f_p}{f_c}\right) - \arctan\left(\frac{f_c}{f_p}\right) \right]$$

$$f_c = 5kHz = \sqrt{f_z f_p}$$

$$f_{p1,2} = \frac{f_c}{\tan\left(45 - \frac{\text{Boost}}{4}\right)} = \frac{5k}{96.3m} \approx 52kHz$$

$$f_{z1,2} = \frac{f_c^2}{f_{p1,2}} = \frac{25k}{52k} \approx 480 Hz$$

A +10dB gain is necessary at 5kHz:

$$|G(5 \text{ kHz})| = 10 \text{ dB}$$


$$|G(5 \text{ kHz})| = 10^{|G|/20} \approx 3.2$$

$$f_{po} = G_{fc} * \frac{f_{z1,2}^2}{f_c} = 147 \text{ Hz}$$

Once all the appropriate frequencies are defined the following equations can be used to calculate component values:

Step	Component	Formula
1	R1	Assume to be 1k
2	R2	$\frac{DBW}{F_{LC}} \frac{\Delta V_{OSC}}{V_{IN}} R_1$
3	C2	$\frac{1}{\pi R_2 F_{LC}}$
4	C1	$\frac{C_2}{(2\pi R_2 C_2 F_{ESR}) - 1}$
5	R3	$\frac{R_1}{\left(\frac{F_{SW}}{2F_{LC}}\right) - 1}$
6	C3	$\frac{1}{\pi R_3 F_{SW}}$

The following example illustrates how to set up small signal analysis and Transient Analysis for Type III compensator in **Electronics Desktop** Circuits.




The following example illustrates how to set up small signal analysis and transient analysis for Type III compensator in **Electronics Desktop** Circuits.

**Table: Type-III Compensator Parameters**

	Parameter	Default Value [Unit]
<b>Type III_Comp</b>	C1	1e-006 [F]
	R1	100000 [Ohm]
	C2	1e-007 [F]
	R2	1000 [Ohm]
	C3	1e-008 [F]
	R3	v
	Vmin	-15 [V]
	Vmax	15 [V]
<b>Voltage Source</b>	DC Value	0[V]
<b>Voltage Source (small signal)</b>	AC Value	1[V]
<b>Resistor R1</b>	Resistance	1000[Ohm]
<b>Square Voltage(Transient Analysis)</b>	DC Value	-0.2 to 0.2[V]

**Figure 29-7 Results**



**Figure 29-8 References**

- [1] Amir M. Rahimi, Parviz Parto, and Peyman Asadi, 'Compensator Design Procedure for Buck Converter with Voltage-Mode Error-Amplifier', International Rectifier Application Note
- [2] D. Venable, Venable Technical Paper #3, Optimum feedback amplifier design for control systems.
- [3] K. I. Hwu, Wen-Zhuang Jiang, Jenn-Jong Shieh, "Analysis and Design of Type 3 Compensator for the Buck Converter Based on PSIM", 2018 13th IEEE Conference on Industrial Electronics and Applications (ICIEA)

## 30 - Probes

Probes are inserted into the schematic at points where circuit values can be reported. This topic describes the following voltage and current probes:

[AMI Probe](#)

[Current Probe](#)

[Dynamic Current Probe](#)

[Dynamic Voltage Probe](#)

[Eye Probe, Single-Ended, Differential, and Externally Triggered](#)

[Eye Scope, Single-Ended and Differential](#)

[MATLAB Probe](#)

[MIPI-CPHY Receiver](#)

[Oscillator Probe](#)

[Time Domain Reflectometer](#)

[Voltage Probe, Single-Ended and Differential](#)

### AMI Probe (Receiver)



#### AMI Probe Netlist Format

**Note:** The AMI Probe can be used to simulate an AMI receiver, when only an IBIS AMI Transmitter model has been imported. See *IBIS Library Support* in the Circuit Design help topics.

The AMI Probe implements the user's AMI receiver model in an Algorithmic Modeling Interface simulation. The netlist syntax is:

```
AAMI PROBE xxx positive negative COMPONENT=AMI_PROBE
+ LIBRARY='file-reference'
+ PARAMETERS_FILE='file-reference'
```

*positive* and *negative* are the nodes connected to the AMI probe. The AMI probe should connect to the same signal lines as the corresponding AMI source without any direct connection to ground. The entry **COMPONENT=AMI\_PROBE** identifies the element. The **LIBRARY** entry gives the path and name of the the AMI model library file. The **PARAMETERS\_FILE** entry gives the name of the file containing the model parameters to be used in the analysis.

### AMI Probe Netlist Example

```
AAMI PROBE1 net_34 net_27 COMPONENT=AMI_PROBE
+ LIBRARY='my_AMI_lib'
+ PARAMETERS_FILE='my_parameters'
```

## Current Probe



### Current Probe Netlist Format

A zero-voltage voltage source with the following format is automatically inserted in the netlist for a current probe that is added in the schematic:

```
Vxxx positive negative
```

*positive* and *negative* are the nodes connected to the current probe.

In addition, when an analysis is performed, a **.PRINT** statement with the following syntax is inserted in the netlist to create the output variable for the report:

```
.PRINT analysis I (Vxxx)
```

The analysis is the analysis type, DC, TRAN, HB, or LNA. *Vxxx* is the name of the voltage source instantiated for the current probe.

### Current Probe Netlist Example

```
Vprobe1 net_34 net_27
```

## Dynamic Current Probe



### Dynamic Current Probe Netlist Format

A zero-voltage voltage source with the following format is inserted in the netlist to serve as a dynamic current probe in the schematic. The dynamic probe enables reports to be updated in “real time” rather than waiting for the entire set of results to be calculated.


```
APROBExxx positive negative component=dyn_probe_i id=xxx
```

*positive* and *negative* are the nodes connected to the dynamic current probe.

### Dynamic Current Probe Netlist Example

```
APROBE2 net_34 net_27 COMPONENT=DYN_PROB_I ID=2
```

## Dynamic Voltage Probe



### Dynamic Voltage Probe Netlist Format

A dynamic voltage probe inserted in a schematic enables reports to be updated in “real time” rather than waiting for the entire set of results to be calculated. The netlist format is:


```
APROBExxx positive negative component=dyn_probe_v id=xxx
```

*positive* and *negative* are the nodes connected to the dynamic voltage probe.

### Dynamic Voltage Probe Netlist Example

```
APROBE3 net_22 net_81 COMPONENT=DYN_PROB_V ID=3
```

## EMI Receiver Probe



The virtual EMI receiver probe is a post-processing probe that provides a report of the signals recognized after the completion of transient analysis. The probe does not appear in the netlist but .print statements are added in the netlist for the signals probed.


**Note:** The EMI receiver probe is a post-processing application. Refer to [Creating a Transient EMI Receiver Probe Report](#) for instructions.

### Related Topics:

Technical Note: Virtual EMI Receiver Probe

## Eye Probe





### Single-Ended and Differential Eye Probe Netlist Format

An Eye probe is inserted in a schematic to perform VerifEye analysis, Quick Eye analysis, or Transient analysis in combination with an associated Eye source.

The netlist syntax for the Single-Ended and Differential Eye Probes is:

```

AEYEPROBExxxx n1 [n2] COMPONENT=EYE_PROBE
+ SOURCE_NAME='source_name'
+ DFE_TAPS=val
+ DFE_LOCS=[locations ]
+ DFE_WEIGHTS=[weights ] (or DFE_WEIGHT_LBS=[val val ...] DFE_WEIGHT_
UBS=[val val ...])
+ DECISION_HIGH=val
+ DECISION_LOW=val
+ THRESHOLDS=[val (val...) ]
+ CTLE_FIRST_POLE=val
+ CTLE_SECOND_POLE=val
+ CTLE_ZERO=val
+ CTLE_ALLOWED_GAIN=[val ...]

```

```

+ CTLE_FILE="file_reference"
+ CTLE_RELTOL=val
+ TF_NUM=val
+ CTLE_POLES=[pole1 ... ]
+ CTLE_ZEROS=[ zero1 ... ]
+ CTLE_AC_GAIN=val

```

*n1* is the node connected to the single-ended probe. *n2* is the second node on a differential probe. The Eye probe should connect to the same signal line or lines as the corresponding Eye Source without any direct connection to ground. The entry **COMPONENT=EYE\_PROBE** is required.

For more information on Decision-Feedback Equalization (DFE) and Continuous-Time Linear Equalization, (CTLE) see *Quick Eye and VerifEye Technical Notes*.

**Note:** If there are multiple sources of CTLE data present in the netlist, the order of precedence is:  
(ctle\_file, ctle\_reltol, tf\_num) > (ctle\_poles, ctle\_zeros, ctle\_ac\_gain) > ctle\_first\_pole, ctle\_second\_pole, ctle\_zero).

**Table 1: Single-Ended and Differential Eye Probe Parameters**

Parameter	Description	Unit	Default
<b>SOURCE_NAME</b>	Name of the associated eye source enclosed in quotes	None	None
<b>DFE_TAPS</b>	Number of Decision-Feedback Equalization (DFE) taps	None	0
<b>DFE_LOCS</b>	Bit locations of DFE taps	None	None
<b>DFE_WEIGHTS</b>	DFE weights	None	None
<b>DFE_WEIGHT_LBS</b>	DFE weight lower bounds	None	None
<b>DFE_WEIGHT_UBS</b>	DFE weight upper bounds	None	None
<b>DECISION_HIGH</b>	Decision high value. Set to the expected high level at the receiver after attenuation.	Volt	None
<b>DECISION_LOW</b>	Decision low value. Set to the expected low level at the receiver after attenuation.	Volt	None
<b>THRESHOLDS</b>	Vector of decision threshold voltages. NRZ transmissions use a single threshold voltage, PAM4 transmissions use three threshold voltages, one for each of the three eyes. Multiple voltage thresholds	Volt	Calculated

Parameter	Description	Unit	Default
	may be in ascending or descending order.  The legacy parameter <b>decision_threshold</b> is recognized in existing netlists.		
<b>CTLE_FIRST_POLE</b>	Frequency of first pole in Continuous-Time Linear Equalization (CTLE) transfer function. (Setting CTLE_FIRST_POLE enables CTLE_FIRST_POLE, CTLE_SECOND_POLE, CTLE_ZERO, and CTLE_ALLOWED_GAIN as CTLE data source. See <b>Note</b> ).	Hz	-1e30 (Equivalent to no data)
<b>CTLE_SECOND_POLE</b>	Frequency of second pole in CTLE transfer function (optional). Ignored if CTLE_FIRST_POLE is not set.	Hz	-1e30 (Equivalent to no data)
<b>CTLE_ZERO</b>	Zero frequency, where response begins to rise (optional). Ignored if CTLE_FIRST_POLE is not set.	Hz	-1e30 (Equivalent to no data)
<b>CTLE_ALLOWED_GAIN</b>	Bracketed list of one or more allowable gain values separated by spaces. If CTLE_ALLOWED_GAIN is not present, Nexxim calculates the optimum gain between -infinity dB and 0 dB (linear values 0 to 1). Ignored if CTLE_FIRST_POLE is not set.	dB	Calculated
<b>CTLE_FILE</b>	File name for the CTLE transfer function data. (Setting CTLE_FILE enables CTLE_FILE, CTLE_RELTOL, and TF_NUM as CTLE data source. See <b>Note</b> ).	None	None
<b>CTLE_RELTOL</b>	Fitting error for the fit of the transfer function data.	None	1e-2
<b>TF_NUM</b>	Select one transfer function from a file containing multiple transfer functions over the frequency range. With the default value of 0, Nexxim tries each transfer function from the file, selecting the one that yields the maximum eye height. If <b>tf_num</b> exceeds the number of functions in the file, an error occurs.	None	0
<b>CTLE_POLES</b>	Vector of pole frequencies. (Setting CTLE_POLES enables CTLE_POLES, CTLE_ZEROS, and CTLE_AC_GAIN as CTLE data source. See <b>Note</b> ).	Hz	None
<b>CTLE_ZEROS</b>	Vector of zero frequencies. Number of zeros must be less than the number of poles.	Hz	None
<b>CTLE_AC_GAIN</b>	High frequency peak gain. Maximum value of transfer function.	dB	0

### Single\_Ended Eye Probe Netlist Example

```
AEYEPROBE4 Port1 0 COMPONENT=eye_probe SOURCE_NAME='EYESOURCE1'
```


### Externally-Triggered Eye Probe Parameters

The externally-triggered eye probe does not have a netlist. The eye diagram is generated directly on the solution data. Node *n1* is connected to the triggering voltage signal. Node *n2* is connected to the reference voltage signal. Node *n3* is connected to the signal being probed. When the selected edge event on the triggering signal crosses the reference, the plot of the probed signal begins the next eye trace at the start of the eye.

**Table 2: Externally-Triggered Eye Probe Parameters**

Parameter	Description	Unit	Default
<b>NAME</b>	Name of the eye probe enclosed in quotes	None	Required
<b>Triggering</b>	Edges used to trigger event (Rising, Falling, Both)	None	Both

## Eye Scope



### Eye Scope Netlist Format

An eye scope is inserted in a schematic to tell transient analysis to generate an eye diagram for the signal at that location. If in addition the transient option **Tran.skipresult=1** is set, only the data necessary for the requested eye are stored, saving on the time needed to generate the report.

<b>Warning</b>	If no eye scope is present when <b>Tran.skipresult=1</b> is
----------------	---

	set, the transient results file is empty with no error or warning message.
--	--

The netlist syntax for the Eye Scope is:

```
AEYESCOPExxxx n1 [n2] COMPONENT=EYE_SCOPE
+ UI=val
+ DELAY=val
+ NO_UI_BINS=val
+ NO_V_BINS=val
+ APPROX_VMIN=val
+ APPROX_VMAX=val
```

*n1* is the node connected to the single-ended scope. *n2* is the second node on a differential scope. The entry **COMPONENT=EYE\_SCOPE** is required.


**Table 3: Eye Scope Parameters**

Parameter	Description	Unit	Default
<b>UI</b>	Period to repeat	Second	1e-9
<b>DELAY</b>	Delay to start of recording	Second	1e-9
<b>NO_UI_BINS</b>	Time resolution	None	100
<b>NO_V_BINS</b>	Voltage resolution	None	100
<b>APPROX_VMIN</b>	Approximate minimum voltage	Volt	0.0
<b>APPROX_VMAX</b>	Approximate maximum voltage	Volt	1.0

### Eye Scope Netlist Example

```
AEYESCOPEE4 Port1 0 COMPONENT=eye_scope
+ UI=2.3e-9 DELAY=0 APPROX_VMAX=2.0
```

## MATLAB Probe



### MATLAB Probe Netlist Format

A MATLAB probe allows the user to pass transient analysis data to a MATLAB script (MATLAB™ is a trademark of The Mathworks, Inc.). The netlist syntax is:

```

AMATLABPROBExxxxpositivenegativeCOMPONENT=MATLAB_PROBE
+ SCRIPTFILE='file-reference'
+ BITSOURCE=name
+ BITWIDTH=val
+ TYPE=0|1
+ STEP_SIZE=val
+ [Param1=[val [,val]...]]
+ [Param2=[val [,val]...]]
+ ...
+ [Param10=[val [,val]...]]
    
```

*positive* and *negative* are the nodes connected to the AMI probe. The entry **COMPONENT=AMI\_PROBE** identifies the element.

**Table 4: MATLAB Scope Parameters**

Parameter	Description	Unit	Default
<b>SCRIPTFILE</b>	File containing MATLAB script	None	None
<b>BITSOURCE</b>	Netlist name of the source for the bit pattern for transient analysis to use	None	None
<b>BITWIDTH</b>	Bit width or unit interval	Second	1e-9
<b>TYPE</b>	Data format type. 0 = time, voltage 1=Fibre Channel standard	None	0
<b>STEP_SIZE</b>	For Fibre Channel data only. Fixed step size to interpolate transient result. <b>STEP_SIZE</b> must be set >0 for Fibre Channel.	Second	0.0 (Simulation does not run with the default value)
<b>Param1 ... Param10</b>	Up to ten parameters. Each parameter can be a single numeric or string value, or vector of numeric or string data.	None	None

### MATLAB Probe Netlist Example


```

AMATLABPROBE1 net_34 net_27 COMPONENT=MATLAB_PROBE
+ SCRIPTFILE='my_MATLAB_script'
+ BITSOURCE=V1
+ BITWIDTH=1ns
+ TYPE=1
+ STEPSIZE=0.01ns
+ Param1=0
+ Param2='true'
+ Param3=[0, 1, 2, 3]
+ Param4=['true', 'false']

```

**NOTE:** For Matlab components to work, you must ensure that a path to the libeng.dll file is added to the PATH system environment variable. Typically, the path to libeng.dll is "C:\Program Files\MATLAB\R2017a\bin\win64".

## MIPI-CPHY Receiver



A MIPI-CPHY Receiver is a group of 3 differential line receivers. It takes in signals from line A, B, and C of a CPHY lane, and outputs pair-wise differences. The signs of these differential signals are decoded into 0's or 1's and the symbols sent at the transmitter can be determined. The 3 nodes on the left of the schematic are connected to 3 input lines, the 3 nodes on the right are the output nodes from the receiver.

The receiver equalizer defined in the MIPI C-PHY specification is a second order continuous time linear filter with the following transfer function:

$$H(s) = \frac{ADC\omega_{P1}\omega_{P2}}{\omega_Z} \cdot \frac{s + \omega_Z}{(s + \omega_{P1})(s + \omega_{P2})}$$

Where:


$A_{DC}$	is the DC gain
$\omega_{P1} = 2\pi f_{P1}$	$f_{P1}$ is the first pole frequency
$\omega_{P2} = 2\pi f_{P2}$	$f_{P2}$ is the first pole frequency
$\omega_Z = 2\pi f_Z$	$f_Z$ is the first pole frequency

### MIPI-CPHY Receiver Parameters

Parameter	Description	Unit	Default
Zid	Differential input impedance	Ohm	100
CTLE_data1	Enable and define CTLE parameters	NA	NA
MIPI_CPHY_TX_name <sup>2</sup>	Name of the associated MIPI-CPHY Tx	NA	NA

#### Notes:

1. Click the **Value** field for the **CTLE\_data** parameter to open the MIPI-CPHY CTLE Data dialog.



Check the **Enable CTLE** box to choose between **Custom** or **Preset List** methods. Once selected, the respective parameter for Custom or Preset List become editable.

**Custom** enables the following parameters:



### Custom Method Parameters


Parameters	Description	Unit	Default
DC Gain	DC Gain	dB	0
Zero Frequency	Zero Frequency	GHz	-1e-30
Pole1 Frequency	First pole frequency	GHz	-1e-30
Pole2 Frequency	Second pole frequency	GHz	-1e-30

Additionally, when **Custom** is enabled, the CTLE parameters take scalar form in the netlist:

```
ctle_first_pole=-1e30 ctle_second_pole=-1e30 ctle_zero=-1e30
ctle_allowed_gain=0.0
```

When **Preset List** is selected, users can further choose **Short**, **Standard** or **Long channel** type, as well as the corresponding **Pole1** value from the drop-down menus. The DC Gain, zero frequency, Pole1 and Pole2 frequencies are automatically set to preset values given in MIPI-CPHY specification v2.1.

The following figure shows the default setting when **Preset List** is chosen:



Additionally, when **Preset List** method is selected, CTLE parameters take vector form in the netlist:

```
ctle_poles=[1.6 10] ctle_zeros=[0.8] ctle_allowed_gain=[0]
```

2. Click the **Value** field for the **MIPI\_CPHY\_TX\_name** property, to populate a list of all the MIPI-CPHY transmitters present in the underlined circuit. Users can pick the right Tx to pair with the current Rx.

### MIPI-CPHY Receiver Netlist Format

```
AMIPI_CPHY_RXxx net_1 net_2 net_3 net_4 net_5 net_6 COMPONENT=MIPI_CPHY_RECEIVER +ZID=100
```

```
+MIPI_CPHY_TX_NAME=val
```

```
(+enable_CTLE=1 ctle_poles=[val1 val2] ctle_zeros=[val] ctle_allowed_gain=[val])
```

or

```
+enable_CTLE=1 ctle_first_pole=val ctle_second_pole=val ctle_zero=val ctle_allowed_gain=val
```

or

```
+enable_CTLE=0)
```

When all parameters take default values, the receiver netlist is as follows:

```
AMIPI_CPHY_RXxx net_1 net_2 net_3 net_4 net_5 net_6 COMPONENT=MIPI_CPHY_RECEIVER +ZID=100
```

```
+MIPI_CPHY_TX_NAME=val
```

### MIPI-CPHY Receiver Netlist Example

```
AMIPI_CPHY_RX35 net_1 net_2 net_3 net_8 net_9 net_10 COMPONENT=MIPI_CPHY_RECEIVER ZID=100 MIPI_CPHY_TX_NAME=AMIPI_CPHY_Tx1 enable_CTLE=1 ctle_poles=[1.6 10] ctle_zeros=[0.8] ctle_allowed_gain=[0]
```

## Oscillator Probe



### Oscillator Probe Netlist Format

To enable oscillator analysis, the circuit must include an oscillator probe device. The netlist syntax for this device is:

```
Rxxx positive negative OSC_PROBE=1 A=val FREQ=val
  [T=val peak_current=val]
```

The oscillator probe element can have any name beginning with “R”. Positive is the positive node and negative is the negative node.

The **OSC\_PROBE=1** parameter is required to distinguish the oscillator probe from a resistor.


The probe behaves like an oscillating voltage source with voltage amplitude given by the parameter **A** at the frequency given by the parameter **FREQ**. At all other frequencies, the probe current is zero. The default for parameter **A** is zero volts. The default for parameter **FREQ** is 1e6Hz.

The oscillator probe is a frequency domain element; in the time domain (e.g., in transient and DC analyses) the oscillator probe behaves like an open circuit.

The oscillator probe applies a small voltage at a known frequency. The initial guess at the circuit oscillating frequency is controlled by the **initial\_guess** option. The voltage given by parameter **A** is always used as the initial probe voltage. The simulator adjusts the frequency and voltage until both the real and imaginary components of the probe current ( $I_{probe}$ ) are zero, that is,  $Re(I_{probe}) = 0$  and  $Im(I_{probe}) = 0$ . The frequency where this occurs is the oscillating frequency.

For more information, see *Initial Guess for Oscillator Frequency* in the Circuit Design help topics.

Parameters **T** and **peak\_current** are specific to transient analysis and need to be set only when an oscillator circuit does not begin oscillation during time-domain analysis. Choosing a non-zero **peak\_current** (Amperes) and positive **T** (seconds) adds a temporary triangular noise current source with a peak value of **peak\_current** and duration **T**, starting at time = 0.



The PWL current source acts as extra noise which helps the oscillation to start and reach steady state soon. This current source does not affect the period of oscillation or any other quantity of interest in an oscillator analysis.


**Table 5: Oscillator Probe Parameters**

Parameter	Description	Unit	Default
<b>A</b>	Probe initial voltage amplitude	Volt	0.0
<b>FREQ</b>	Probe initial frequency	Hertz	1e6
<b>T</b>	Time duration of triangular noise wave (transient only)	Second	0.0
<b>peak_ current</b>	Maximum current amplitude of triangular noise wave (transient only)	Ampere	0.0

### Oscillator Probe Netlist Example

```
Rprobe1 net_34 net_27 OSC_PROBE=1 A=0.005 FREQ=3e6 T=1e-12 peak_
current=0.001
```

## Time Domain Reflectometer



The Time Domain Reflectometer (TDR) isolates faults in long runs of inaccessible cables and transmission lines. A pulse is injected into the line and the reflections are captured in the time domain. The fault location is determined on the timing of the reflections and the propagation delay in the channel.

The result at the TDR is a graph of impedance vs. time. The data is available in the **Report** window under the **Device Properties** category. For the single-ended TDR, the report shows the reflected impedance vs. time. For the differential TDR, the data can show the impedance at the positive node, the impedance at the negative node, and the impedance difference between the two nodes.

The single-ended TDR consists of a pulse source, an internal impedance of  $Z_0$  ohm, a reference length of lossless transmission line ( $Z_0$ -ohm impedance, 0.5ns delay), and two voltage probes, `Vexcited_pos` for the step voltage and `Vdetected_pos` for the reflected voltage.

The netlist syntax for the single-ended TDR is:

```

ATDRxxxx n1 COMPONENT=TDR_Single_Ended type=Trapezoidal or Smoothstep
RISE_TIME=val
PULSE_WIDTH=val PULSE_REPETITION=val TIME_DELAY=val Z0=val
b=RiseInterval Val

```

```
.PRINT TRAN V(ATDRxxxx) O(ATDRxxxx,z1)
```

*n1* is the node connected to the single-ended TDR. The entry **COMPONENT=TDR\_Single\_Ended** identifies the element. The **.PRINT** line generates the output data.

The differential TDR consists of two channels, each with a pulse source, an internal impedance equal to  $0.5Z_0$  ohm, a transmission line ( $0.5Z_0$ -ohm impedance, 0.5ns delay), and two voltage probes, *Vexcited\_pos* or *Vexcited\_neg* for the step voltage and *Vdetected\_pos* or *Vdetected\_neg* for the reflected voltage.

The netlist syntax for the differential TDR is:

```

ATDRxxxx positive negative COMPONENT=TDR_Differential_Ended
type=Trapezoidal or Smoothstep RISE_TIME=val PULSE_WIDTH=val PULSE_
REPETITION=val
TIME_DELAY=val Z0=val b=RiseInterval Val

```

```
.PRINT TRAN V(ATDRxxxx) O(ATDRxxxx,zpos) O(ATDRxxxx,zneg)
O(ATDRxxxx,zdiff)
```

*Positive* and *negative* are the nodes connected to the differential TDR. The entry **COMPONENT=TDR\_Differential\_Ended** identifies the element. The **.PRINT** line generates the output data.

**TDR Parameters**

Name	Description	Unit	Default
<b>Choose Pulse Type</b>	Trapezoidal or Smooth Step excitation signal type.		Trapezoidal
<i>Common Parameters</i>			
<b>RISE_TIME</b>	Rise time for voltage pulse	Sec	35ps
<b>Z0</b>	For the single-ended TDR, Z0 is the internal impedance of the single unit pulse source and also the characteristic impedance of the lossless transmission line in series with the source impedance.  For the differential TDR, ( $Z_0 \times 0.5$ ) is the internal	Ohm	Single-ended: 50 Differential-ended: 100

Name	Description	Unit	Default
	impedance of each of the two unit pulse sources and also the characteristic impedance of each of the lossless transmission lines (positive and negative) in series with the source impedances.		
<b>TIME_DELAY</b>	Delay of the single internal transmission line in single-ended TDR or the two internal transmission lines in differential-ended TDR.	Sec	0.5ns
<i>Trapezoidal Parameters</i>			
<b>PULSE_WIDTH</b>	Width of voltage pulse	Sec	1e-5
<b>PULSE_REPETITION</b>	Period of repetition for the voltage pulse	Sec	2e-5
<i>Smooth Step Parameters</i>			
<b>RISEINTERVAL</b>	Measurement of the signal's rise time, either 10%-90% (80%) or 20%-80% (60%)	%	80
<b>T50</b>	<p>Time-shift; marks the 50% point of smoothstep.</p> <p>The default value of 1ns works well for rise times below 1ns. Larger rise times will require a further shift forward to ensure a smooth, continuous function. There is an automatic method built into the TDR probe that evaluates the need for a further shift and applies it in increments of 1 ns. The final value of T50 will be reported as an informational message in the Message Manager. Use this value to interpret the TDR Impedance Plots.</p> <p>The T50 value can be user-specified by enabling Show Hidden Parameters; the model will not override a user-specified T50 value. However, if the built-in method identifies more shift is required, a warning message will be issued which will show the recommended value.</p>	Sec	1e-09

### Time Domain Reflectometer Netlist Examples

```

ATDR1 net_34 COMPONENT=TDR_Single_Ended
+ RISE_TIME=25e-6 PULSE_WIDTH=5e-6 PULSE_REPETITION=1e-5

.PRINT TRAN V(ATDR1) O(ATDR1,z1)

```

```
ATDR110 net_34 COMPONENT=TDR_Differential_Ended
+ RISE_TIME=25e-6 PULSE_WIDTH=5e-6 PULSE_REPETITION=1e-5


.PRINT TRAN V(ATDR110) O(ATDR110,zpos) O(ATDR110,zneg)
+ O(ATDR110,zdiff)
```

```
A82 unconnected2 COMPONENT=TDR_Single_Ended type=SmoothStep
enabled=enabled_A82 b=80 t50=1n
```

```
A83 unconnected3 unconnected4 COMPONENT=TDR_Differential_Ended
type=SmoothStep enabled=enabled_A83 b=80 t50=1n
```

### Extracting the Equivalent Reactance from Time Domain Reflectometer Waveforms


In time-domain reflectometry (TDR), a voltage pulse is launched into a device under test (DUT) and the reflections are used to assess discontinuities in the DUT. Typically, the DUT is a transmission line, and the discontinuities are due to elements such as bends, vias, or test-pads. To simulate a TDR measurement in schematic, place a TDR component at one end, run a transient simulation, and plot the time-dependent impedance  $Z_1(t)$  seen by the TDR component at Port 1, the head end of the line. Discontinuities in the transmission line result in abrupt changes in  $Z_1(t)$ . A capacitive obstacle such as a test-pad or SMA launch results in a trough. An inductive obstacle such as an electrically shorter and thinner section of a microstrip trace results in a peak. The height and shape of the peak or trough depend on the rise-time (see the following figure), and therefore it is important to set the rise-time of the TDR component to that of the driver connected to the transmission line in the actual design.



To assess the severity of the transmission line discontinuity, an equivalent shunt capacitance (for troughs) or series inductance (for peaks) can be computed. After running the time domain analysis of the TDR circuit, the equivalent reactance can be displayed in the Report generator, using a pair of trace characteristics. See Displaying Equivalent Reactance for TDR Results.

Note that the computed equivalent inductance  $L$  should be the same for all the plots of  $Z_1(t)$  in the graph above, despite the difference in rise times. The lumped  $C$  and  $L$  are, respectively, electrostatic and magnetostatic characteristics of the discontinuity and are not influenced by the rise time. The circuit in the following figure serves as our example.





The diagram illustrates a capacitive discontinuity in a transmission line. Port 1 is the beginning of the line. Port 2 represents the point of the discontinuity.

The source voltage  $V_s(t)$  is a step voltage switched on at  $t=0$ , with rise time  $T_r$  and steady-state voltage  $V_0$ .

The source and termination impedance is  $Z_0$ , which is also the characteristic impedance of the transmission line.

Equations (1) through (4) give the formulas in summary form. A brief derivation follows the summary.

The time-dependence impedance at Port 1 is given by:

$$Z_1(t) = \frac{V_1(t)}{I_1(t)}$$

(1)

The time-dependent reflection coefficient at port 1 is given by:

$$\Gamma_1(t) = \frac{Z_1(t) - Z_0}{Z_1(t) + Z_0}$$

(2)

The equivalent capacitance for a discontinuity has the formula:

$$C = -\frac{2}{Z_0} \int_0^{\infty} \Gamma_1(t) dt$$

(3)

The equivalent inductance for a discontinuity has the formula:

$$L = 2Z_0 \int_0^{\infty} \Gamma_1(t) dt$$

(4)

Here is a brief derivation for equation (3), using standard formulas (an alternative derivation is given in [1]). A similar argument derives equation (4).

The capacitance  $C$  is defined as the ratio of the charge that accumulates on the capacitor to the steady-state voltage across it. At steady state, the capacitor is fully charged, and therefore the voltage across it is determined by the voltage divider consisting of the source and load impedances. Since these impedances are equal, the steady-state voltage across the capacitor is  $V_0/2$ , resulting in:

$$C = \frac{2Q}{V_0}$$

(5)

The charge is defined as the time integral of the current through the capacitor:

$$Q = \int_0^{\infty} I_c(t) dt$$

(6)

We need to represent the charge and thus the capacitance in terms of the quantities shown in the circuit diagram.

Applying Kirchhoff's current law to Port 2:

$$I_c = \frac{V_2}{Z_0} + I_2$$

(7)

We can express the capacitor current in terms of the incident voltage at port 2, which is defined as:

$$V_2^i \equiv \frac{V_2 + Z_0 I_2}{2}$$

(8)

Rearranging (8) to solve for  $V_2$ :

$$V_2 = 2V_2^i - Z_0 I_2$$

(9)

Substituting for  $V_2$  in equation (7) and simplifying produces:

$$I_c = -\frac{Z_0 V_2^i}{2}$$

(10)

The next step is to derive a formula for the incident voltage at port 2.

Since the transmission line is assumed to be lossless, the voltage incident on port 2 is an advanced version of the voltage reflected from port 1. Represent the time delay for the transmission line segment as  $\Delta$ .

$$V_2^i(t) = V_1^r(t + \Delta)$$

(11)

The reflected voltage at port 1 is related to the incident voltage at port 1 by the reflection coefficient defined in equation (2).

$$V_1^r(t) = \Gamma_1(t) V_1^i(t)$$

(12)

In turn, the incident voltage at port 1 is defined as

$$V_1^i \equiv \frac{V_1 + Z_0 I_1}{2}$$

(13)

The next step is to express the incident voltage in terms of the supply voltage  $V_s$ .

Applying Kirchhoff's voltage law at Port 1:

$$V_1 + Z_0 I_1 = V_s$$

(14)

Substituting (14) into (13) yields:

$$V_1^i = \frac{V_s}{2}$$

(15)

Then, substituting (15) into (12), express the reflected voltage in terms of the source voltage.

$$V_1^r(t) = \frac{\Gamma_1(t) V_s(t)}{2}$$

(16)

Now substitute (16) into (11) to develop the formula for the incident voltage at port 2:

$$V_2^i(t) = \frac{\Gamma_1(t + \Delta) V_s(t + \Delta)}{2}$$

(17)

Now find the formula for the capacitor current. Substitute (17) into (10) and simplify to obtain:

$$I_c(t) = -\frac{1}{Z_0} (\Gamma_1(t + \Delta) V_s(t + \Delta))$$

(18)

Next, substitute (18) into (6) to get the formula for the charge:

$$Q = -\frac{1}{Z_0} \int_0^{\infty} \Gamma_1(t + \Delta) V_s(t + \Delta) dt$$

(19)

Then, substituting equation (19) for Q into equation (5), to get the following formula for the capacitance:

$$C = -\frac{2}{V_0 Z_{00}} \int_0^{\infty} \Gamma_1(t + \Delta) V_s(t + \Delta) dt$$

(20)

We can simplify equation (20) as it applies to the physical problem. By causality,  $\Gamma_1 = 0$  for any  $t < 2\Delta$ . Moreover, assume that rise time  $T_r$  is smaller than  $2\Delta$ , so for  $t > 2\Delta$ ,  $V_s(t)$  is essentially equal to  $V_0$ .

Applying these assumptions, simplify equation (20) to produce the formula for the equivalent capacitance for a discontinuity given earlier as equation (3):

$$C = -\frac{2}{Z_{00}} \int_0^{\infty} \Gamma_1(t) dt$$

(21)

Replace the shunt capacitor with a series inductor so a similar derivation yields the equivalent inductance for a discontinuity (see equation 4):

$$L = 2Z_{00} \int_0^{\infty} \Gamma_1(t) dt$$

(22)

### Guidance for Equivalent Reactance Extraction

The formulas derived in this topic are standard formulas for reactance extraction, which is derived (differently) in [1]. The extracted values for the shunt capacitance should be interpreted as follows, “if the trough between the markers are obtained for a reactive element between two transmission lines with characteristic impedance  $Z_0$ , the shunt capacitance is as computed.” Similarly, “if the peak between the markers are obtained for a reactive element between two transmission lines with characteristic impedance  $Z_0$ , the series inductance is as computed.”

If the circuit probed by the TDR probe is not a pair of ideal  $Z_0$  transmission-lines with a reactive element between them, the computed value may differ on the actual capacitance or reactance. In particular, losses, multiple reflections, and differences in the impedances surrounding the reactive element may contribute to inaccuracies in the result.


As the calculation assumes that the impedances are the same on either side of the reactive element, it is recommended that the markers be placed on points for which  $Z(t)$  is the same. This value should be used in the trace characteristic computation.

Lastly, the accuracy of the trace characteristic computation may be verified by building a small equivalent circuit with the extracted reactance and transmission lines of appropriate delay. Then, running a transient analysis on the equivalent circuit and superposing its TDR response on that of the original circuit can give a sense of the accuracy of the equivalent circuit.

### TDR References

[1] D. J. Dascher, "Measuring parasitic capacitance and inductance using TDR," Hewlett Packard Journal, vol. 47, pp. 83–96, 1996.

## Voltage Probe



### Voltage Probe Netlist Format

A `.PRINT` statement is automatically inserted in the netlist for a voltage probe that is added in the schematic. The `PRINT` statement appears only when there is an analysis defined for the design.

```
.PRINT analysis_type V (n1) // Single-ended
```

```
.PRINT analysis_type V (n1, n2) // Differential
```

*n1* is the node to which the single-ended voltage probe is attached. *n1* and *n2* are the positive and negative nodes attached to a differential voltage probe. *Analysis\_type* identifies the analysis.

**NOTE:** The single-ended voltage probe and differential voltage probe are supported for all `analysis_types`. For LNA analysis, the probes are ignored unless a source is specified in one of the ports. (see *PRINT Statements with Simple Values* in the Circuit Design help topics for additional information on the `.PRINT` statement with Nexxim analyses.)

## 31 - Rectangular Waveguide Elements

This topic describes the following rectangular waveguide distributed elements available in Nexxim.

["Rectangular Waveguide, TE10 Mode"](#) below

["Rectangular Waveguide Termination"](#) on the next page

This topic also describes the rectangular waveguide substrate type.



["Selecting None for the Initial Substrate"](#) on page 31-4

["Creating a Custom Rectangular Waveguide Substrate"](#) on page 31-4

["Selecting a Rectangular Waveguide Substrate at the Component Level"](#) on page 31-6

["Rectangular Waveguide Substrate Model"](#) on page 31-6

### Rectangular Waveguide, TE10 Mode



## Netlist Format

An instance of a rectangular waveguide, TE<sub>10</sub> mode has the following netlist syntax:

```
Axxx n1 n2 [A=val] [B=val] [P=val]
COMPONENT=rectangular_waveguide SUBSTRATE=substrate_name
```

*n1* and *n2* are the nodes attached to the waveguide. The entry **COMPONENT=rectangular\_waveguide** identifies the element.

The **SUBSTRATE=substrate\_name** is the rectangular waveguide substrate model name selected for the design (see ["Selecting None for the Initial Substrate"](#) on page 31-4 for details).

**Table 5: Rectangular Waveguide, TE<sub>10</sub> Mode Instance Parameters**

Parameter	Description	Units	Default
<b>A</b>	Inside width	Meter	24.13e-3
<b>B</b>	Inside height	Meter	11.43e-3
<b>P</b>	Physical length	Meter	254e-3

## Netlist Example

```
A23 Port1 Port2 A=24.13e-003 B=11.43e-3 P=254e-3
+ COMPONENT=rectangular_waveguide SUBSTRATE=RWG1
```

where RWG1, the selected layout technology or substrate type, has a definition such as:

```
.SUB RWG1 RWG(
+ UR=0.01 ER=4.4 TAND=0.02
+ MET1=1.724137931034483 T1=2.5400e-005
+ RGH=0)
```

## Notes



1. The program considers only the dominant **TE<sub>10</sub>** mode, which has a cut-off wavelength of  $k_c = 2a$ , where *a* is the greater inside dimension.

## References

[1] David M. Pozar, *Microwave Engineering*, John Wiley & Sons, Inc., New Jersey, Fourth Edition, 2012.

# Rectangular Waveguide Termination





### Netlist Format

An instance of a rectangular waveguide termination has the following netlist syntax:

```
Axxx n1 n2 [A=val] [B=val]
```

```
COMPONENT=rectangular_waveguide_termination SUBSTRATE=substrate_name
```

$n1$  and  $n2$  are the nodes attached to the open stub. The entry **COMPONENT=rectangular\_waveguide\_termination** identifies the element.

The **SUBSTRATE=substrate\_name** is the rectangular waveguide substrate model name selected for the design (see ["Selecting None for the Initial Substrate"](#) on the next page for details).

**Table 6: Rectangular Waveguide Termination, Instance Parameters**

Parameter	Description	Units	Default
-----------	-------------	-------	---------

<b>A</b>	Inside width	Meter	24.13e-3
<b>B</b>	Inside height	Meter	11.43e-3

### Netlist Example

```
A23 Port1 Port2 A=24.13e-003 B=11.43e-3  
+ COMPONENT=rectangular_waveguide_termination SUBSTRATE=RWG1
```

where RWG1, the selected layout technology or substrate type, has a definition such as:

```
.SUB RWG1 RWG(  
+ UR=0.01 ER=4.4 TAND=0.02  
+ MET1=1.724137931034483 T1=2.5400e-005  
+ RGH=0)
```

## Selecting None for the Initial Substrate

For Nexxim designs that are created with the **Schematic Editor**, the initial selection of a global substrate type is made on the **Choose Layout Technology** window that appears when you select Insert Nexxim Circuit Design on the Project menu.

However, no rectangular waveguide substrates are available in the **Choose Layout Technology** window.

If you wish to use an rectangular waveguide substrate, you must create it as a custom substrate type.

In the **Choose Layout Technology** window, click **None**. The design opens, but no substrate type is applied to instances of distributed elements until you create a custom substrate type.

See "[Creating a Custom Rectangular Waveguide Substrate](#)" below for details.

## Creating a Custom Rectangular Waveguide Substrate

To create a rectangular waveguide substrate definition, open the Nexxim design icon (e.g., "Nexxim1", then right-click the **Add Reference Data** field. Select **Add Substrate Definition** to open the **Substrate Definition** window. Specify the name of your new substrate (the following example uses the name "RWG1"):

Substrate Name:

Substrate Type:

Dielectric, Er  
Permeability, Ur  
Tand

Dielectric

Er

Ur

TAND

Select ...

Edit

Trace Metallization

Specify by Material or Resistivity

	Material	Resistivity	Thickness	Unit
1	copper	1.724138	0.7 mil	
2				
3				

Roughness:

Clear Material

OK Cancel

Select **Rectangular Waveguide** as the Substrate Type. Complete the Dielectric and Metallization field information. (see the "[Rectangular Waveguide Substrate Model](#)" on the next page help topic for guidelines on defining rectangular waveguide substrates.


When the substrate definition is complete, click **OK**.

If you selected **None** for the global substrate type in the **Choose Layout Technology** window, the custom slotline substrate becomes the global substrate type.

When an element is instantiated, it includes a **SUBSTRATE=substrate\_name** entry in its netlist syntax. **Electronics Desktop** automatically inserts the global *substrate\_name* into the internal netlist entry for the instantiated element.

## Selecting a Rectangular Waveguide Substrate at the Component Level

To specify a custom substrate type, or to change to a different predefined substrate type, you must make the assignment individually for each component. Double-click the distributed element to open the **Properties** window:




The **SUB** property identifies the substrate that is currently applied to the element. In the example above, a custom substrate type named “MS\_custom” appears as the value of the **SUB** property.

To change to a different substrate type, click in the **SUB** Value field and select the appropriate substrate name as the value of the **SUB** property. Then click **OK**.

**Note:** All distributed elements in a given design must use the same substrate type.

## Rectangular Waveguide Substrate Model



### Defining a Rectangular Waveguide Model

To add a rectangular waveguide substrate model to a new Nexxim design, you must add the definition to the set of substrate models.

To add a new substrate definition to an existing design, expand the **Project** icon, the **Design** icon. Right-click the **Data** icon and select **Add Substrate Definition** to open the **Substrate Definition** window. Then add the substrate name and parameters as appropriate, and click **OK**. A substrate added in this manner requires you to specify the metallization parameters explicitly.

To edit the definition of a substrate, expand the **Project** icon, the **Design** icon, the **Data** icon. Click on the icon for the substrate you wish to edit to open the **Substrate Definition** window. Add or modify the substrate parameters as appropriate, then click **OK**.

### Rectangular Waveguide Substrate Model Netlist Format

The rectangular waveguide substrate model has the following netlist format:

```
.SUBsubstrate_name RWG ( [ER=val] [TAND=val] [UR=val]
+ [MET1=val] [T1=val] [MET2=val] [T2=val] [MET3=val] [T3=val]
+ [RGH=val] )
```

The *substrate\_name* is the name for the substrate type used in distributed elements that refer to this substrate definition. The entry **RWG** is required to identify the rectangular waveguide substrate type. The **RWG** identifier must immediately follow the *substrate\_name*.

Inside the parentheses, the labeled parameters may be entered in any order.

**Table 7: Rectangular Waveguide Substrate Parameters**

Parameter	Description	Unit	Default
<b>ER</b>	Dielectric constant of substrate	None	4.5
<b>UR</b>	Permeability	None	1.0
<b>TAND</b>	Dielectric loss tangent	None	0.0
<b>T1, T2, T3</b>	Thickness of metal layer 1, 2, 3	Meter	0.0
<b>MET1, MET2, MET3</b>	Resistivity of metal layer 1, 2, 3	$\mu\text{Ohm-cm}$	0.0
<b>RGH</b>	RMS surface roughness	Meter	0.0

### Rectangular Waveguide Substrate Model Netlist Example

```
.SUB RWG1 RWG (  
+ UR=0.01 ER=4.4 TAND=0.02  
+ MET1=1.724137931034483 T1=2.5400e-005  
+ RGH=0)
```

## 32 - Resistors

This topic describes the following resistors:

"Resistor" below

"Resistor Device" on the next page

"Resistor Model" on page 32-4

"Chip Resistor" on page 32-5


"Resistor, Expression-Based (Netlist Only)" on page 32-6

"Resistor, Frequency-Dependent (Netlist Only)" on page 32-8

"Resistor, Ideal Tuner (Netlist Only)" on page 32-10

"Resistor, Port Impedance (Netlist Only)" on page 32-13

### Resistor



#### Resistor Instance Netlist Syntax

This basic resistor is available in the **Electronics Desktop** Schematic Editor. The basic resistor has only the resistance (**R**) parameter, and does not have a corresponding resistor model. Netlist versions should use the "Resistor Device" on the next page instance.

The form for the basic resistor instance is:

```
Rxxxx n1 n2 [[R=]val] [NOISE=0|1] [DTEMP=val]
```

*n1* is the positive node and *n2* is the negative node of the resistor. The resistance defaults to 50 Ohms in **Electronics Desktop** schematics. In a netlist, the default resistance is calculated. Optionally, set **NOISE=1** to generate noise data. Optionally, set **DTEMP** to the difference between the device temperature and the circuit temperature.

An expression can be used for the resistance value. In a netlist, the Nexxim expression parser handles the expression. See *Names, Number, Constructs, and Expressions* in the Circuit Design Technical Notes for information on expressions in Nexxim. From the component Properties window in AED, an internal parser handles the expression. See *Displaying and Editing*

*Component Properties* in the **Schematic Editor** topic for information on expressions in the Property window.

In a Nexxim netlist, the expression for resistance can include the special token 'HERTZ' denoting the operating frequency. When this token is detected, Nexxim uses the "[Resistor, Frequency-Dependent \(Netlist Only\)](#)" on page 32-8 rather than the simple resistor. From the component Property window, use the special token 'f' (or 'F') to designate the frequency. When the **Electronics Desktop** internal parser sees 'f' or 'F' in the expression, it converts the token to 'HERTZ' and passes the expression to the netlist where it is handled by the Nexxim expression parser, and Nexxim uses the frequency-dependent resistor definition.

## Resistor Device



### Resistor Device Instance Netlist Syntax

The general form for a resistor instance is:

```
Rxxxx n1 n2 [modelName] [[R=] val]
[[TC1=] val] [[TC2=] val]
[M=val] [DTEMP=val] [SCALE=val]
[L=val] [W=val] [C= val] [NOISE=val]
```

*n1* is the positive node and *n2* is the negative node of the resistor. The current is assumed to flow from *n1* through the resistor to *n2*. If a model statement is provided for the resistor, the *modelName* is its name.

**Table 4: Resistor Instance Parameters**

Instance Parameter	Description	Unit	Default
<b>C</b>	Parasitic capacitance	Farad	0.0
<b>DTEMP</b>	Temperature difference between resistor and circuit	°C	0.0
<b>L</b>	Resistor length	Meter	0.0
<b>M</b>	Multiplier: simulates parallel	None	1.0



	resistors		
<b>NOISE</b>	1 = generate noise data 0 = no noise data	None	1
<b>R</b>	Resistance	Ohm	Calculated from geometry or set to RES (model parameter)
<b>SCALE</b>	Scale factor for resistance	None	1.0
<b>TC1</b>	Linear temperature coefficient	$^{\circ}\text{K}^{-1}$	TC1R (model parameter)
<b>TC2</b>	Quadratic temperature coefficient	$^{\circ}\text{K}^{-2}$	TC2R (model parameter)
<b>W</b>	Resistor width	Meter	0.0

## Notes

- In the syntax above, both *modelname* and the resistance value are shown as optional, but at least one of the two must be supplied. The *modelname* is identified by matching it to the **.MODEL** statements in the netlist. The label **R=** is optional, but the presence or absence of the **R=** label affects the interpretation of other unlabeled entries in the statement. The first unlabeled value after a *modelname* is taken to be the resistance value.
- The syntax above shows the labels **TC1=** and **TC2=** as optional, but this option depends on the presence or absence of the resistance value, labeled or unlabeled.
  - When the *modelname* is present without a resistance value, the label **TC1=** or **TC2=** must be used.
  - When both *modelname* and the resistance value are present but the resistance value does not have the **R=** label, the next two unlabeled values are taken to be **TC1**, then **TC2**. To specify a value for **TC2**, either a value for **TC1** must be given as well, or the label **TC2=** must be used.
  - When the resistance value is present with the **R=** label, the labels **TC1=** and **TC2=** are required.
- Minimum Resistance Values

The minimum positive or negative resistance value is determined by the global option **RESMIN**. The default value for **RESMIN** is 1e-5 Ohm. The value can be changed only in a netlist design. Schematic designs always use the default value. **RESMIN** always has a positive value.


- When a resistor has been given a positive resistance less than **RESMIN**, a warning is given and the resistance is set to **RESMIN**.
- When a resistor has been given a negative value whose absolute magnitude is less than **RESMIN**, a warning is given and the resistance is set to **-RESMIN**.

- When a resistor has been given a zero value, a warning is given. If the **DEVICE\_CLEANUP** option has been set, the zero-valued resistor is replaced with a short circuit. Otherwise, the resistance is set to **RESMIN**.

See *Global Device Options* for more information on the global options.

## Resistor Model

A resistor model allows for the inclusion of parasitic capacitances. If a parasitic capacitance is required, the equivalent circuit is as in the following figure:



The syntax for the resistor `.MODEL` statement is:

```
.MODEL modelname R [modelparameter=val] ...
```

**Table 5: Resistor Model Parameters**

Model Parameter	Description	Unit	Default
<b>BULK</b>	Reference node for parasitic capacitance	None	0 (Ground)
<b>CAP</b>	Default parasitic capacitance	Farad	0.0
<b>CAPSW</b>	Sidewall fringing capacitance	Farad/Meter	0.0
<b>COX</b>	Bottomwall capacitance	Farad/Meter <sup>2</sup>	0.0
<b>CRATIO</b>	Parasitic capacitance allocation ratio	None	0.5
<b>DI</b>	Relative dielectric constant	None	0.0
<b>DLR</b>	Difference between physical length and drawn length	Meter	0.0
<b>DW</b>	Difference between physical width and drawn width	Meter	0.0
<b>RES</b>	Default resistance	Ohm	0.0

<b>RSH</b>	Sheet resistance per square	Ohm/square	0.0
<b>SCALM</b>	Width and length scaling factor	None	1.0
<b>SHRINK</b>	Reduction scale factor	None	1.0
<b>TC1C</b>	1st-order temperature coefficient for capacitance	$^{\circ}\text{K}^{-1}$	0.0
<b>TC1R</b>	1st-order temperature coefficient for resistance	$^{\circ}\text{K}^{-1}$	0.0
<b>TC2C</b>	2nd-order temperature coefficient for capacitance	$^{\circ}\text{K}^{-2}$	0.0
<b>TC2R</b>	2nd-order temperature coefficient for resistance	$^{\circ}\text{K}^{-2}$	0.0
<b>THICK</b>	Dielectric thickness	Meter	0.0
<b>TNOM</b>	Nominal temperature	$^{\circ}\text{C}$	25.0

### Resistor Model Netlist Example

```
R1 1 2 resistor1 R=500 dtemp=30
.MODEL resistor1 R cratio=0.75 cap=10e-12
Rspan node35 node423 R=100 TC1R=0.1 TC2R=0.05
```

## Chip Resistor



### Netlist Syntax

The form for a chip resistor instance is:

```
Axxxx n1 n2 R=val [FESR=val] [TEMP=val] [TC=val]
```

**COMPONENT=chipres**

*n1* is the positive node and *n2* is the negative node of the resistor. The current is assumed to flow from *n1* through the resistor to *n2*.

The entry **COMPONENT=chipres** identifies the element.

Table 6: Chip Resistor Instance Parameters

Instance Parameter	Description	Unit	Default
R	Resistance	Ohm	50.0
FESR	Chip resonant frequency	Hertz	1.0e9
TEMP	Temperature difference between resistor and circuit	°C	0.0
TC	Temperature coefficient	Celsius	0.0


### Netlist Example

```
Achipres1 1 2 R=50 FESR=2.1e9 COMPONENT=chipres
```

### Notes

1. This chip resistor employs an internal model that is noncausal. The noncausal model can lead to fitting problems during transient analysis.

## Resistor, Expression-Based (Netlist Only)



Instead of the standard resistor syntax with a specified resistance value, you can define the resistance by an expression, using the syntax given in this section.

**Note:** The expression-based resistor is available for use in netlists, but is not supported in the Components window of the **Electronics Desktop Schematic Editor**.

### Expression-Based Resistor Instance Netlist Syntax

```
Rxxxx n1 n2 [modelName] [R='expression']
```

```
[[TC1=]val] [[TC2=]val]
```

```
[M=val] [DTEMP=val] [SCALE=val]
```

```
[L=val] [W=val] [C= val]
```

$n1$  is the positive node and  $n2$  is the negative node of the resistor. The current is assumed to flow from  $n1$  through the resistor to  $n2$ . If a model statement is provided for the resistor, the *modelName* is its name.

The expression defines the resistance as a function of voltages and currents in the netlist. The expression should be enclosed in single quotation marks. The label **R=** is optional. The first unlabeled value after a *modelName* is taken to be the resistance value.

The syntax above shows the labels **TC1=** and **TC2=** as optional, but this option depends on the presence or absence of the resistance value, labeled or unlabeled:

- When both *modelName* and the resistance value are present but the resistance value does not have the **R=** label, the next two unlabeled values are taken to be **TC1**, then **TC2**. To specify a value for **TC2**, either a value for **TC1** must be given as well, or the label **TC2=** must be used.
- When the resistance value is present with the **R=** label, the labels **TC1=** and **TC2=** are required.

**Table 7: Expression-Based Resistor Instance Parameters**

Instance Parameter	Description	Unit	Default
<b>C</b>	Parasitic capacitance	Farad	No parasitic capacitance
<b>DTEMP</b>	Temperature difference between resistor and circuit	°C	0.0
<b>L</b>	Resistor length	Meter	0.0
<b>M</b>	Multiplier: simulates parallel resistors	None	1.0
<b>SCALE</b>	Scale factor for resistance	None	1.0
<b>TC1</b>	Linear temperature coefficient	°K <sup>-1</sup>	TC1R (model parameter)
<b>TC2</b>	Quadratic temperature coefficient	°K <sup>-2</sup>	TC2R (model parameter)
<b>W</b>	Default resistor width	Meter	0.0

### Expression-Based Resistor Instance Netlist Example

```
R25 IN1 N23 R='V(IN1,N23)/2.0e-5'
```

## Expression-Based Resistor Model

The model netlist syntax and parameters for the expression-based resistor are identical to those for the standard resistor (see [Resistor Model](#)).

## Resistor, Frequency-Dependent (Netlist Only)



Instead of the standard resistor syntax with a specified resistance value, define the resistance by an expression involving the frequency, using the syntax given in this topic.

**Note:** The frequency-dependent resistor is available for use in netlists, but is not supported in the Components window of the **Electronics Desktop Schematic Editor**.

Parasitic capacitance is ignored in this implementation.

The frequency-dependent resistor is supported only for frequency-domain analyses such as AC and LNA. To run a time-domain analysis such as TRAN on a circuit including a frequency-dependent resistor, set the **TRAN\_EVAL\_FREQ** parameter to a constant frequency value.

### Frequency-Dependent Resistor Instance Netlist Syntax

The general form for a frequency-dependent resistor instance is:

```
Rxxxx n1 n2 [modelname] [R='freq-dependent-expr']
[[TC1=] val] [[TC2=] val] [M=val] [SCALE=val]
[TRAN_EVAL_FREQ=val]
```

*n1* is the positive node and *n2* is the negative node of the resistor. The current is assumed to flow from *n1* through the resistor to *n2*. If a model statement is provided for the resistor, the *modelname* is its name. The *modelname* is identified by matching it to the **.MODEL** statements in the netlist.

The frequency-dependent expression should be enclosed in single quotation marks. The token **HERTZ** can be used in the expression to indicate the frequency as supplied by the analysis. The

circuit frequency is available to the model each time the model equations are evaluated. The label **R=** is optional. The first unlabeled value after a *modelname* is taken to be the resistance.

The syntax above shows the labels **TC1=** and **TC2=** as optional, but this option depends on the presence or absence of the resistance value, labeled or unlabeled:

- When both *modelname* and the resistance value are present but the resistance value does not have the **R=** label, the next two unlabeled values are taken to be **TC1**, then **TC2**. To specify a value for **TC2**, either a value for **TC1** must be given as well, or the label **TC2=** must be used.
- When the resistance value is present with the **R=** label, the labels **TC1=** and **TC2=** are required.

The frequency-dependent resistance expression is evaluated by the Nexxim expression parser, and follows the rules for operands defined in *Names, Number, Constructs, and Expressions* in the Circuit Design Technical Notes. In particular, the Nexxim parser cannot accept complex numbers as operands or arguments to built-in functions.

When the parameter **TRAN\_EVAL\_FREQ** is provided, Nexxim can run a transient (time-domain) analysis, substituting the value of **TRAN\_EVAL\_FREQ** for the variable **HERTZ** to produce a constant frequency value for the transient analysis.

**Table 8: Frequency-Dependent Resistor Instance Parameters**

Instance Parameter	Description	Unit	Default
<b>L</b>	Resistor length	Meter	0.0
<b>M</b>	Multiplier: simulates parallel resistors	None	1.0
<b>R</b>	Resistance	Ohm	Calculated from geometry or set to RES (model parameter)
<b>SCALE</b>	Scale factor for resistance	None	1.0
<b>TC1</b>	Linear temperature coefficient	$^{\circ}\text{K}^{-1}$	TC1R (model parameter)
<b>TC2</b>	Quadratic temperature coefficient	$^{\circ}\text{K}^{-2}$	TC2R (model parameter)
<b>TRAN_EVAL_FREQ</b>	Frequency to use for transient analysis	Hertz	0.0
<b>W</b>	Resistor width	Meter	0.0

## Frequency-Dependent Resistor Instance Netlist Examples

**Frequency-domain analysis:**

```
R1 1 2 resistor1 R='1e-9*HERTZ + 50' dtemp=30
.LNA POI 4 -1e9 -1e6 1e6 1e9
```

**Time-domain analysis:**

```
R1 1 2 resistor1 R='1e-9*HERTZ + 50' TRAN_EVAL_FREQ=50e9
.TRAN 0.01ns 10ns
```

**Frequency-Dependent Resistor Model**

The model netlist syntax and parameters for the frequency-dependent resistor are identical to those for the standard resistor (see [Resistor Model](#)).

**Resistor, Ideal Tuner (Netlist Only)****Note:**

1. The ideal tuner resistor is required in a netlist-based design only for Load-Pull Analysis, where it is necessary to use a port with a variable reflection coefficient. For schematic designs created within Ansys Electronics Desktop, the load-pull analysis setup creates an ideal tuner automatically on the selected schematic port. For this reason, no Ideal Tuner element is available in the Schematic Editor interface.

**Netlist Format**

The ideal tuner defines a port for Load-Pull Analysis. The ideal tuner syntax is based on the Resistor device:

```
Rxxxx n1 n2 PORTNUM= val
[GAMMA_REAL=val GAMMA_IMAG=val]
```

```
GAMMA_MAG=val GAMMA_ANG=val
```

```
[REF_REAL=val] [REF_IMAG=val]
[TUNER_FREQS=[val [,val...]]]
[Z_FREQS=[val [,val...]]]
[Z_REAL=[val [,val...]]]
[Z_IMAG=[val [,val...]]]
[RDEF= val] [XDEF= val]
[RDC= val]
```

*n1* is the positive node and *n2* is the negative node of the tuner. The current is assumed to flow from *n1* through the tuner to *n2*.



The reflection coefficient gamma ( $\Gamma$ ) can be specified using EITHER the **GAMMA\_REAL** /**GAMMA\_IMAG** parameters OR the **GAMMA\_MAG** /**GAMMA\_ANG** parameters, but not both. Typically, the **GAMMA\_MAG** /**GAMMA\_ANG** parameters are used.

In the syntax above, the bold brackets [ ] are required when the list of values contains more than one element.

**Table 9: Ideal Tuner Instance Parameters**

Instance Parameter	Description	Unit	Default
<b>PORTNUM</b>	Port number (must be nonnegative integer)	None	None
<b>GAMMA_REAL</b>	Real part of reflection coefficient	Ohm	0.0
<b>GAMMA_IMAG</b>	Imaginary part of reflection coefficient	Ohm	0.0
<b>GAMMA_MAG</b>	Magnitude of reflection coefficient	Ohm	None
<b>GAMMA_ANG</b>	Angle of reflection coefficient	Radian	None
<b>REF_REAL</b>	Real part of reference impedance	Ohm	50.0
<b>REF_IMAG</b>	Imaginary part of reference impedance	Ohm	0.0
<b>TUNER_FREQS</b>	Tuner frequencies	Hertz	0.0
<b>Z_FREQS</b>	Cluster frequencies	Hertz	None
<b>Z_REAL</b>	Real parts of cluster impedances	Ohm	None
<b>Z_IMAG</b>	Imaginary parts of cluster impedances	Ohm	None
<b>RDEF</b>	Default resistance of tuner	Ohm	50
<b>XDEF</b>	Default reactance of tuner	Ohm	0.0
<b>RDC</b>	DC resistance of tuner	Ohm	50

### Ideal Tuner Netlist Example

The netlist sets up a load-pull analysis by defining netlist parameters ZRho (sample impedance) and ZAng (angle of sample impedance), using these netlist parameters to set an ideal tuner element, and setting up sweeps of the ZRho and ZAng parameters as part of the HB analysis statement. The bolded lines in the following netlist show the additions for the load-pull analysis, including the ideal tuner element.

\* Nexxim Load-Pull Netlist Example

```
.PARAM Freq1=1.5e9
.PARAM Freq2=2.2e9
```

```
.PARAM ZRho=1 // Sample impedance for load-pull

.PARAM ZAng=0 // Sample impedance angle

V1 net_0 0 DC=0.5 SIN(0 0.5 Freq1 0 0 0)

V2 net_0 0 DC=0.5 SIN(0 0.5 Freq2 0 0 0)

R2 net_0 Port1 1000

RPort1 Port1 0 PORTNUM=1 // Ideal tuner element

+ GAMMA_MAG=ZRho GAMMA_ANG=ZAng // Reflection coefficient

+ REF_REAL=50 REF_IMAG=0 // Reference impedance
+ TUNER_FREQS=[Freq1, Freq2] // Main tuner frequencies
+ Z_FREQS=['2*Freq1-Freq2', '2*Freq2-Freq1'] // Cluster freqs
+ Z_REAL=[100, 100] Z_IMAG=[0.5, 0.5] // Cluster impedances
+ RDC=50 // Tuner Resistance at DC
+ RDEF=50 XDEF=0 // Default tuner impedance for all frequencies

.HB

+ TONES=[Freq1, Freq2] MAXK=[2, 2]

+ SWEEP // Sweeps of ZRho and ZAng implement the load-pull

+ ZRho LIN 11 0 1

+ ZAng LIN 13 0 6.283185307

.END
```

## Notes

1. The ideal tuner resistor is required in a netlist-based design only for Load-Pull Analysis, where it is necessary to use a port with a variable reflection coefficient. For schematic

designs created within Ansys Electronics Desktop, the load-pull analysis setup creates an ideal tuner automatically on the selected schematic port. For this reason, no Ideal Tuner element is available in the Schematic Editor interface.

- At the frequencies specified by the **TUNER\_FREQS** list, Nexxim load-pull analysis computes the input impedance  $Z$  of an ideal tuner on the following formula:

$$Z = Z_r \times \frac{(1 - \Gamma)}{(1 + \Gamma)}$$

Where  $\Gamma$  is the reflection coefficient and  $Z_r$  is the reference impedance of the tuner. The tuner instance parameters define  $\Gamma$  and  $Z_r$ . The impedance calculation is performed over a combined sweep of **GAMMA\_MAG** and **GAMMA\_ANG**. **GAMMA\_MAG** is typically swept over a range from zero to one, and **GAMMA\_ANG** is swept over a range of zero to  $2\pi$  (6.283185307) radians. At each sweep point, a harmonic balance is performed to solve for the circuit responses at the calculated tuner impedance.

- At the frequencies specified in the **Z\_FREQS** list, the impedance is taken on the corresponding **Z\_REAL** and **Z\_IMAG** lists.
- When no tuner frequency or cluster frequency matches the current HB frequency, the default impedance given by **RDEF** and **XDEF** is used.
- The DC resistance is given by **RDC** for time-domain analyses.

## Resistor, Port Impedance (Netlist Only)

### Netlist Format

The port impedance resistor defines an input/output port for Linear Network Analysis (LNA) in a netlist design.

The netlist form for a port impedance resistor instance is:

```
Rxxxx n1 n2 PORTNUM= val [RZ=val IZ=val]
[NOISE=val [NOISEVEC=[f1,psd1,... fn,psdn]] [NOISETEMP= val]]
```

$n1$  is the positive node and  $n2$  is the negative node of the resistor. The current is assumed to flow from  $n1$  through the resistor to  $n2$ .

**Table 10: Port Impedance Resistor Instance Parameters**

Instance Parameter	Description	Unit	Default
<b>PORTNUM</b>	Port number (must be nonnegative integer)	None	Required
<b>RZ</b>	Real part of port impedance	Ohm	50.0

<b>IZ</b>	Imaginary part of port impedance	Ohm	0.0
<b>NOISE</b>	1 = generate noise data 0 = no noise data	None	0
<b>NOISEVEC</b>	List of shot noise frequencies (f1...fn) and corresponding noise power spectral densities (psd1...psdn), in pairs.  The sequence of frequencies must be monotonically non-decreasing.	Hertz, Volt 2 /Hertz	None
<b>NOISETEMP</b>	Temperature for thermal noise data	°C	16.85
<b>W</b>	Resistor width	Meter	0.0

### Port Impedance Resistor Instance Netlist Example

```
Rport1 IN1 0 PORTNUM=1 RZ=50 IZ=1e-3
+ NOISE=1 NOISEVEC=[1e3,1e-22,5e9,43e-22] NOISETEMP=25

Rport2 IN1 0 PORTNUM=2 RZ=50 IZ=0

.OPTIONS ZERO_PORT_VALUES=1
```

### Notes

1. The port impedance resistor is required in a netlist-based design only for Linear Network Analysis, where it is necessary to represent a port as an impedance. For schematic designs created within Ansys Electronics Desktop, the interface port element inserts a port impedance resistor automatically. For this reason, no Port Impedance Resistor element is available in the **Schematic Editor** interface.
2. Each port impedance resistor must be oriented in the circuit so the direction of current flow is outward from the circuit at every port. Reversing this orientation can lead to undesirable results such as reversing the sign of the S-parameters.
3. The **PORTNUM** parameter specifies the port number, which can be any nonnegative integer.
4. **RZ** and **IZ** are the real and imaginary parts of the port impedance. If they are omitted, the default is RZ = 50 Ohms, IZ = 0. **RZ** and **IZ** are valid for all the small-signal analyses (AC, HB, LNA, and Noise). **IZ** is ignored by DC and Transient analyses.
5. The **NOISE** parameter turns noise calculations on (1) or off (0). When **NOISE** is on, the resistor syntax can include the **NOISEVEC** and **NOISETEMP** parameters. The total noise is the sum of shot noise and thermal noise.
6. The **NOISEVEC** group box specifies the frequencies and power spectral densities for the shot noise component for a TV noise or oscillator phase noise analysis. The list must contain an even number of values inside the brackets, so each frequency has a corresponding power spectral density value. An odd number of values generates an error.

The sequence of frequencies must be monotonically non-decreasing. If a frequency is not greater than or equal to the previous one in the list, an error occurs. If **NOISEVEC** is omitted, the shot noise behavior is similar to that of a standard resistor.

7. The **NOISETEMP** parameter specifies the temperature at which thermal noise is calculated, using the formula  $[4K \times \text{NOISETEMP} / \text{RZ}]$ , where  $K$  is Boltzmann's constant, **NOISETEMP** and **RZ** are the parameter values.

The default value of **NOISETEMP** (290° K) is the IEEE standard 16.85° C. To deactivate thermal noise, set **NOISETEMP** to 0 (zero).

8. When port impedance resistors are present, the option **ZERO\_PORT\_VALUES=1** must be set in the netlist to obtain a correct LNA. When the option **ZERO\_PORT\_VALUES=1** is in effect, the port impedance is shorted.



## 33 - S-Parameter Elements

This topic describes the frequency-dependent S-parameter element, the SP model for frequency-dependent elements, the S model for frequency-dependent elements described in Touchstone files, and the chain-based ABCD element.

### Related Topics:

["S-Element"](#) below

["SP Frequency Dependent Data Model"](#) on page 33-6


["S Frequency Dependent Data Model"](#) on page 33-13

[S-Element Options Reference](#)

["Equation Based S Parameter Element "](#) on page 33-25

["Chain-Based ABCD Element \(Netlist Only\) "](#) on page 33-26

### S-Element



### S-Element Instance Netlist Format

The S-element is an N-port (N+1 terminal) element characterized by a set of frequency-dependent scattering (S) parameters. The Nexxim netlist parser recognizes several netlist formats for the S-element, to allow for variations in models and in reference nodes.

(see *Importing Network Design Data* in the **Schematic Editor** documentation for details on the use of the N-port element.

## S Model or SP Model, Common Reference Node

The first format references either an S-model or an SP-model, using a common reference for all ports:

```
Sxxx n1 ... nN nref FQMODEL=modelname [Zo=val[,val ...]]  
[M=val] [PASSIVE=val] [NOISEMODEL=external|internal|none]  
[unused_nodes=(node,val),...] [DELAYHANDLE=0|1]  
[LOWPASS=0|1|2|10|14|15|16]
```

*n1* through *nN* are the N signal nodes. *nref* is the voltage reference node common to all signal nodes.

### FQMODEL Parameter

**FQMODEL** indicates that *modelname* is the name of an SP or S model defined elsewhere in the netlist. The SP model specifies the frequency-dependent data (see ["SP Frequency Dependent Data Model"](#) on page 33-6). The S model references frequency-dependent data from a file in the Touchstone® format (Touchstone® is a registered trademark of Agilent Corporation.) See ["S Frequency Dependent Data Model"](#) on page 33-13. The **FQMODEL** format is the one used for netlists generated from schematics.

### Zo Parameter

**Zo** is a comma-separated list of reference impedances for the ports in the device. When only one value is supplied, it is used as the frequency-independent reference impedance for all ports. Multiple values are applied to the ports in the order of the listing. The default for **Zo** is 50 ohms.

### M Parameter

**M** is a device multiplier, in effect creating multiple, parallel N-ports with identical node connections. The default for parameter **M** is 1.

### PASSIVE Parameter

**PASSIVE** controls passivity checking and enforcement. By default, the input S-parameter data is checked for passivity by doing a singular value decomposition at each frequency point. If any of the singular values are greater than unity, the worst violation is reported in a warning message, along with the frequency at which it occurs.

- When **PASSIVE=1** has been set, the passivity violations are reported in terms of the minimum eigenvalue of  $I - S' * S$ , and violations larger than 0.01% cause an error message.
- When **PASSIVE=2** has been set, the passivity of the state-space fit to the data is checked, and if there are any violations of passivity, the worst errors are reported.

### NOISEMODEL Parameter



**NOISEMODEL** controls noise calculations for DC Analysis and for frequency-domain analyses such as Harmonic Balance. Time-domain analyses do not use **NOISEMODEL**.

- With the default setting, **NOISEMODEL=external**, Nexxim uses external noise data on the Touchstone file or dynamic link object when it is available. If no external noise data is available, Nexxim uses its internal noise model.
- With the setting **NOISEMODEL=internal**, Nexxim uses its internal noise model. External data is ignored.
- With the setting **NOISEMODEL=none**, no noise calculation is done. External data is ignored.

The S-Element option **NOISEMODEL** sets the noise model for all S-Element instances. The **NOISEMODEL** parameter on an S-Element instance overrides the global option.

See *Noise in S-Parameter Elements* in the Circuit Design help topics.

### Unused\_nodes Parameter

The parameter **unused\_nodes** enables port reduction, excluding unconnected device ports on the calculations. Brackets open and close the list of unconnected ports. Each entry in the list is a parenthesized pair, (*node, val*). The *node* item is the name of the unconnected port or terminal on the component symbol, and the *val* item specifies the resistance to ground, using the following conventions:

- 0 = Connect directly to ground.
- -1 = Leave open (connect to infinite resistance)
- Any other value = Resistance to ground in ohms

The port reduction algorithm takes into consideration any termination for unconnected ports specified on the Terminals tab when the component is edited.

See *Components Terminals Tab* in the Circuit Design help topics for details.

The **unused\_node s** parameter enables port reduction only for unconnected ports. The related **s\_element.reduce** option eliminates any ports on the component that are connected directly to ground in the netlist, saving additional compute time. See .

### DELAYHANDLE Parameter

**DELAYHANDLE** controls the processing of delays when the Convolution method is being used. By default, **DELAYHANDLE=0** or **OFF**, so S-elements do not process delays from incoming sources. When the **convolution=1** method is used to process S-parameter data, delay handling can be enabled (the HSPICE S-model parameter **DELAYHANDLE=1** or **ON** is the same as **convolution=1**). Setting **DELAYHANDLE=1** on an S-element conditions that S-element to process delays.

### LOWPASS Parameter

**LOWPASS** controls the extrapolation method for low-frequency data points that are not supplied in the Touchstone file.

**Table 8: S-Element LOWPASS Parameter**

<b>LOWPASS</b>	<b>Description</b>
<b>0</b>	Cut off
<b>1</b>	Use the magnitude of the lowest point
<b>2</b>	Linear interpolation using the magnitude of the two lowest points
<b>10</b>	Linear interpolation using magnitude and phase of the two lowest points
<b>14</b>	Spline interpolation using all the points, including negative frequencies
<b>15</b>	Causal interpolation using all the points, including negative frequencies
<b>16</b>	LOWPASS=15 for transient analysis, LOWPASS=10 for LNA-based analyses

The default for **LOWPASS** is **16**. With this setting, the default for transient analysis is **LOWPASS=15**, the default for Linear Network Analysis (LNA) or Harmonic Balance is **LOWPASS=10**.

With **LOWPASS=0, 1, 2, or 10**, interpolation extends down to and including 0 Hz. With **LOWPASS=14 or 15**, Nexxim calculates the S-parameters at negative frequencies and uses interpolation to estimate the missing data points. Low-frequency S-parameters estimated by spline interpolation (**LOWPASS=14**) are noncausal, potentially yielding inaccurate results.

### S Model, Common Reference Node

A second syntax references an S-model (Touchstone file model), using a common reference node for all the ports:

```
Sxxx n1 ... nN nref MNAME=Smodelname [M=val] [PASSIVE=val]
[unused_nodes=(node,val),...]
```

*n1* through *nN* are the N signal nodes or ports. *nref* is the voltage reference node common to all signal nodes. With the keyword **MNAME**, the *Smodelname* is the name of an S model defined elsewhere in the netlist. **M** is a device multiplier, **PASSIVE** controls the reporting of passivity violations, and **unused\_nodes** controls port reduction, as discussed above.

### S Model, Ground Reference

A third format references an S-model (Touchstone file model), using system ground as a voltage reference for all ports:

```
Sxxx n1 ... nN MNAME=modelname [Zo=val[,val ...]] [M=val]
[PASSIVE=val] [unused_nodes=(node,val),...]
```

$n1$  through  $nN$  are the  $N$  signal nodes. Node zero (system ground) becomes the voltage reference node common to all signal nodes. Node zero is understood, and is not shown in the syntax.

With the keyword **MNAME**, the *SmodelName* is the name of an S model defined elsewhere in the netlist. The S model references frequency-dependent data from a file in the Touchstone® format (Touchstone® is a registered trademark of Agilent Corporation.) See "[S Frequency Dependent Data Model](#)" on page 33-13.

**Zo** is a list of reference impedances for the ports in the device. When only one value is supplied, it is used as the frequency-independent reference impedance for all ports. Multiple values are applied to the ports in the order of the listing. The default for **Zo** is 50 ohms.

**M** is a device multiplier, **PASSIVE** controls the reporting of passivity violations, and **unused\_nodes** controls port reduction, as discussed above.

### S Model, Multiple References

A fourth syntax references an S-model (Touchstone file model) using multiple reference nodes, one for each port:

```
Sxxx n1 ref1 n2 ref2 [ ... nN refN] MNAME=SmodelName [M=val]
[PASSIVE=val] [unused_nodes=(node,val),...]
```

$n1$  through  $nN$  are the  $N$  signal nodes or ports.  $ref1$  through  $refN$  are the  $N$  voltage reference nodes, one reference node for each signal node. With the keyword **MNAME**, the *SmodelName* is the name of an S model defined elsewhere in the netlist. The S-model in turn references a Touchstone file that specifies the number of ports. (See "[S Frequency Dependent Data Model](#)" on page 33-13.) With this syntax, the total number of nodes must be twice the number of ports (i.e., it must specify a separate reference node for each port).

**M** is a device multiplier, **PASSIVE** controls the reporting of passivity violations, and **unused\_nodes** controls port reduction, as discussed above.

**Note:** The S-element syntax with multiple reference nodes should be used with care. Like all circuit simulators, Nexxim requires a DC path to ground from all nodes. Since the S-element is defined in terms of voltage differences between ports only, it does not provide any DC paths to ground. Therefore, either users must provide a DC path to ground from every positive and negative terminal of the S-element, or Nexxim adds large resistors as part of the DC alpha-beta continuation. In either case, having significant sections of a circuit separated by large resistances puts a strain on Nexxim's transient solver, and can lead to inaccurate answers or convergence difficulties.

### S-Element Instance Netlist Examples

```
S1 1 0 FQMODEL=SP_1port Zo=50
```

```
S2 4 5 0 MNAME=S_2port
```

## SP Frequency Dependent Data Model

The SP model provides frequency-dependent data in matrix form for S-element or W-element models. The SP model is implemented as the standard frequency response model described in the follow section.

### Frequency Response Model

The SP frequency response model has the following netlist format.

```
.MODEL modelname SP [SPACING=LINEAR | NONUNIFORM]
[N=matrix_dimension] [VALTYPE=CARTESIAN | POLAR | DECIBEL | REAL]
[MATRIX=SYMMETRIC | HERMITIAN | NONSYMMETRIC]
FSTART=freq0 FSTOP=freqN
DATA=[num_freqs matrix_data] DATAFILE=file_reference
```

Spacing between frequency points is linear or uniform, with a frequency increment of

$$(freq0 - freqN)/(num\_freqs - 1)$$

All frequencies are specified in hertz.

The frequency response model specifies the frequency-dependent response of the element with a sequence of matrices, one for each frequency. Parameter **N** is the number of signals or ports, which determines the full dimension of each matrix,  $N \times N$ . The default is  $N=1$ .

#### DATA Entry

The frequency-dependent data can be provided in a **DATA** entry that is part of the .MODEL statement, or in a separate file identified in a **DATAFILE** reference in the .MODEL statement. The use of a separate data file is discussed in the later section Data Files.

The structure of the **DATA** entry depends on the number of frequencies given by the *num\_freqs* entry, the type of the data matrices as specified by the **MATRIX** parameter, and on the type of the data, real or complex. In the definitions that follow, use the following algebraic conventions:

$q = num\_freqs$ , the number of frequencies.

$h_{ij}(sk)$  = the response at port  $i$  due to the input at port  $j$ , at the  $k$ th frequency  $s$ ,

$$1 \leq i, j \leq N \quad 1 \leq k \leq q$$

where                      and

$h_{j_{re}}$  = real part of  $h_{ij}$ ,  $h_{j_{im}}$  = imaginary part of  $h_{ij}$ .

Spaces or commas may be used as the delimiters.

**MATRIX=SYMMETRIC** is the default. In a symmetric matrix,  $h_{ij} = h_{ji}$  for all  $i, j$ . The DATA points specify only the lower-triangular portion of each matrix, i.e., the portion of the matrix for which  $j \leq i$ , where  $i$  is the row number and  $j$  is the column number.

The structure of the **DATA** entry for a linear symmetric matrix of real data is:

```
DATA=[ q
+ h11(s1)
+ ...
+ hN1(s1) ... hNN(s1)
...
+ h11(sq)
+ ...
+ hN1(sq) ... hNN(sq)
+ ]
```

For example, for a two-port system with symmetric linear real response over two frequencies, the .MODEL statement has the structure:

```
.MODEL twop1 SP SPACING=LINEAR N=2 MATRIX=SYMMETRIC
FSTART=1.0e+3 FSTOP=2.0e+3
DATA=[ 2
+ h11(s1)
+ h21(s1) h22(s1)
+ h11(s2)
+ h21(s2) h22(s2)
+ ]
```

The structure of the **DATA** entry for a linear symmetric matrix of complex data is:

```
DATA=[ q
+ h11re(s1) h11im(s1)
+ ...
```

```

+ hN1_re(s1) hN1_im(s1) ... hNN_re(s1) hNN_re(s1)
...
+ h11_re(sq) h11_im(sq)
+ ...
+ hN1_re(sq) hN1_im(sq) ... hNN_re(sq) hNN_re(sq)
+ ]

```

For example, for a two-port system with symmetric linear complex response over two frequencies, the .MODEL statement has the structure:

```

.MODEL twop2 SP SPACING=LINEAR N=2 MATRIX=SYMMETRIC
FSTART=1.0e+3 FSTOP=2.0e+3
DATA=[ 2
+ h11_re(s1) h11_im(s1)
+ h21_re(s1) h21_im(s1) h22_re(s1) h22_re(s1)
+ h11_re(s2) h11_im(s2)
+ h21_re(s2) h21_im(s2) h22_re(s2) h22_re(s2)
+ ]

```

**MATRIX=HERMITIAN.** In a hermitian matrix, the data is complex and  $h_{ij} = h_{ji}^*$  for all  $i, j$ , where  $*$  denotes the complex conjugate. As with symmetric matrices, the DATA points for a hermitian matrix specify only the lower-triangular portion of each matrix, i.e., the portion of the matrix for which  $j \leq i$ , where  $i$  is the row number and  $j$  is the column number. The DATA structure is the same as the one given above for the symmetric matrix of complex data.

**MATRIX=NONSYMMETRIC.** For nonsymmetric matrices, the DATA must specify the full matrix of real or complex data.

The structure of the **DATA** entry for a nonsymmetric matrix of real linear data is:

```

DATA=[ q
+ h11(s1) ... h1N(s1)
+ ...
+ hN1(s1) ... hNN(s1)
...
+ h11(sq) ... h1N(sq)

```

```
+ ...
+ hN1(sq) ... hNN(sq)
+ ]
```

For example, for a two-port system with nonsymmetric linear real response over two frequencies, the `.MODEL` statement has the structure:

```
.MODEL twop3 SP SPACING=LINEAR N=2 MATRIX=NONSYMMETRIC
FSTART=1.0e+3 FSTOP=2.0e+3
DATA=[ 2
+ h11(s1) h12(s1)
+ h21(s1) h22(s1)
+ h11(s2) h12(s2)
+ h21(s2) h22(s2)
+ ]
```

The structure of the **DATA** entry for a nonsymmetric matrix of complex linear data is:

```
DATA=[ q
+ h11re(s1) h11im(s1) ... h1Nre(s1) h1Nim(s1)
+ ...
+ hN1re(s1) hN1im(s1) ... hNNre(s1) hNNre(s1)
...
+ h11re(sq) h11im(sq) ... h1Nre(sq) h1Nim(sq)
+ ...
+ hN1re(sq) hN1im(sq) ... hNNre(sq) hNNre(sq)
+ ]
```

For example, for a two-port system with nonsymmetric linear complex response over two frequencies, the `.MODEL` statement has the structure:

```
.MODEL twop4 SP SPACING=LINEAR N=2 MATRIX=NONSYMMETRIC
FSTART=1.0e+3 FSTOP=2.0e+3
DATA=[ 2
```

```
+ h11_re(s1) h11_im(s1) h12_re(s1) h12_im(s1)
+ h21_re(s1) h21_im(s1) h22_re(s1) h22_re(s1)
+ h11_re(s2) h11_im(s2) h12_re(s2) h12_im(s2)
+ h21_re(s2) h21_im(s2) h22_re(s2) h22_re(s2)
+ ]
```

The structure of the DATA entry for a NONUNIFORM frequency distribution is:

```
DATA=[ q
+ f1 h11(s1) ... h1N(s1)
+ ...
+ hN1(s1) ... hNN(s1)
...
+ fq h11(sq) ... h1N(sq)
+ ...
+ hN1(sq) ... hNN(sq)
+ ]
```

For example, for a two-port system with nonuniform linear real response over two frequencies, the .MODEL statement has the structure:

```
.MODEL twop3 SP SPACING=NONUNIFORM N=2 MATRIX=NONSYMMETRIC
DATA=[ 2
+ 1.0e+3 h11(s1) h12(s1) h21(s1) h22(s1)
+ 2.0e+3 h11(s2) h12(s2) h21(s2) h22(s2)
+ ]
```

### Data Files

The frequency response model can reference a separate file containing the response data, instead of using data supplied in-line in the .MODEL statement. Instead of the **DATA** entry, the netlist syntax contains an entry of the form:

```
DATAFILE=file_reference
```

The *file\_reference* identifies an external file containing the data.

See *File References* in the Circuit Design help topics for details.



The data file must contain only the numeric data, with entries separated by spaces, commas, tabs, or end-of-lines. No comments are allowed.

An example of a model statement using a data file reference is:

```
.MODEL fmod SP N=2 SPACING=LINEAR FSTART=0 FSTOP=40
+ MATRIX=NONSYMMETRIC
+ DATAFILE="c:\circuits\s_element.dat"
```

The corresponding data file, for a two-input S-parameter device over two frequency points (0.0 Hz and 40 Hz), in complex Cartesian form, has data such as the following:

```
2,
0,0,1,0,1,0,0,0
0,0,2,0,2,0,0,0
```

This encodes the following data points:

```
f=0: h11=0.0+j0.0, h12=1.0+j0.0, h21=1.0+j0.0, h22=0.0+j0.0
f=40: h11=0.0+j0.0, h12=2.0+j0.0, h21=2.0+j0.0, h22=0.0+j0.0
```

### Imported Data from Touchstone Files

In a schematic, an N-port element or other element that uses the S-model or W-model can directly import S-parameter data from a Touchstone file. **Electronics Desktop** creates an SP model with the data. The Touchstone file can contain noise data. To import the data in the correct format, select the Noise Data tab on the N-Port Data window box and ensure the Option field has the default setting:

**Fmin Mag (Gopt) Ang (gopt) Rn**

Here is an example Touchstone file:

```
!2-port S-parameter file with noise data
# GHZ S RI R 50.0
!freq ReS11 ImS11 ReS21 ImS21 ReS12 ImS12 ReS22 ImS22
1.000 0.393 -0.121 -0.001 -0.002 -0.001 -0.002 0.393 -0.121
2.000 0.352 -0.305 -0.010 -0.030 -0.010 -0.030 0.352 -0.305
10.000 0.342 -0.334 -0.013 -0.038 -0.013 -0.038 0.342 -0.334
!Noise Parameters (Nfreq Fmin MGopt PGopt Rnoise)
```

4 0.7 0.64 69 0.38

8 2.7 0.46 -33 0.40

Here is the .MODEL statement that Ansys Electronics Desktop creates for this file (some trailing zeros have been deleted for brevity):

```
.model NportData SP N=2 SPACING=NONUNIFORM MATRIX=NONSYMMETRIC
+ INTERPOLATION=LINEAR INTDAT TYP=RI HIGHPASS=10 LOWPASS=10
DATA= (
+3
+ 1.00E+009 3.93E-001 -1.21E-001 -1.00E-003 -2.00E-003
+ -1.00E-003 -2.00E-003 3.93E-001 -1.21E-001
+
+ 2.00E+009 3.52E-001 -3.05E-001 -1.00E-002 -3.00E-002
+ -1.00E-002 -3.00E-002 3.52E-001 -3.05E-001
+
+ 1.00E+010 3.42E-001 -3.34E-001 -1.30E-002 -3.80E-002
+ -1.30E-002 -3.80E-002 3.42E-001 -3.34E-001
+
+)
+ NOISE_FREQUENCY = (
+ 4.000000E+009 ,8.000000E+009 )
+ NOISE_FIGURE = (
+ 7.000000E-001 ,2.700000E+000 )
+ GAMMA_MAG = (
+ 6.400000E-001 ,4.600000E-001 )
+ GAMMA_ANG = (
+ 6.900000E+001 , -3.300000E+001 )
+ NOISE_RESISTANCE = (
+ 3.800000E-001 ,4.000000E-001 )
```

## S Frequency Dependent Data Model

The S model provides frequency-dependent data in the Touchstone® format. Touchstone is a registered trademark of Agilent Technologies.

(see the *Touchstone File Format Specification* in the Circuit Design help topics for information on this format.

The S model has the following netlist syntax.

```
.MODEL modelname S TSTONEFILE=" [pathname] filename"

[INTERPOLATION=LINEAR|STEP] [INTDATTYP=MA|RI|DBA]
[HIGHPASS=val] [LOWPASS=val]
[CONVOLUTION=0|1|2] [RELTOL=val] [MOR=val] [MAX_STATES=val]
[CACHE_STATE_SPACE=val] [BY_ENTRY=val]
[G_TO_GND=val] [Q_LIMIT=val]
[DELAYHANDLE=0|1] [ERRORIF=0|1]
[ENSURE_ACCURATE_ZFIT=0|1|2]
```

The *file\_reference* specifies the directory and file name for the Touchstone file.

**Note:** If the reference normalization impedance is not specified in the Touchstone file, 50 ohms is the default.

A W-element can be described by S-parameter data from a Touchstone file. Additional S-model parameters for W-elements follow. When Nexxim encounters one of these parameters in an S-Model definition, it looks in the circuit for the corresponding W-element. If the W-element is found, the S-model calculates the W model. If no W-element is found, these parameters are ignored.

```
XLINLENGTH=val

[ER=val]

[MAX_ER=val]
```

The **XLINLENGTH** parameter on the S-Model specifies a unit length (default 1 meter). Nexxim computes the equivalent RLGC or TABLE model for that unit length on the S-parameter data. The parameter **L** on the W-Element specifies the actual length of transmission line to simulate using the calculated model.

The parameter **ER** is the dielectric constant of the substrate for the W-element. If **ER** is not known, or if there are multiple substrates, use **MAX\_ER** to provide an estimate that is greater than the probable maximum value. If both **ER** and **MAX\_ER** are given, the larger of the two values is used. If neither parameter is supplied, a dielectric constant of 15 is used. An accurate RLGC or TABLE model is always be produced as long as no actual dielectric constant is larger than the one used in the calculation.

**Note:**

Parameters ER and MAX\_ER are Nexxim-specific. The XLINLENGTH parameter is HSPICE-compatible.

**Table 9: S Model Parameters**

Parameter	Description	Unit	Default
<b>BY_ENTRY</b>	Error tolerance method 0=absolute 1=relative	None	0
<b>CACHE_STATE_SPACE</b>	0= do not cache 1 = cache	None	1
<b>CONVOLUTION</b>	Transient analysis method 0: state-space 1: convolution using PWL waveform 2: Convolution using reverse FFT 3: Convolution using linear interpolation of reverse FFT.	None	0
<b>DELAYHANDLE</b>	Transient analysis method 0: state-space, 1: convolution  NOTE: DELAYHANDLE is supported as a model parameter for HSPICE compatibility only. Use the CONVOLUTION model parameter instead. DELAYHANDLE=1 is the same as CONVOLUTION=1.  When <b>convolution=1, 2, or 3</b> is in effect (either by global option or by model parameter), any <b>DELAYHANDLE=0</b> model parameters are ignored.	None	0

<b>ERRORIF</b>	1=Reject state-space model if error is above 10% 0=No rejection	None	1
<b>G-TO-GND</b>	Conductance between all terminal nodes and ground	Siemens	0.0
<b>INTERPOLATION</b>	Interpolation method LINEAR: Piecewise linear STEP: Take value on the closest table entry that is lower in frequency	None	LINEAR
<b>INTDATTYP</b>	Complex data type for linear interpolation MA: Magnitude-phase RI: Real-imaginary DBA: Decibel-phase	None	MA
<b>HIGHPASS</b>	Extrapolation method for points above the given frequency range 0: Forced to zero 1: Forced to highest frequency point in the table 2: Linear extrapolation 10: Hold the highest magnitude, linearly extrapolate the phase	None	10
<b>LOWPASS</b>	How a DC point is generated if none exists in the input data (always real) 0: Set to zero 1: Magnitude and sign equal to those of the lowest given point 2: Real part of linear extrapolation to DC 10: Magnitude equal to the lowest given point, phase linearly extrapolated and forced to be a multiple of pi 11: All signal lines open circuited (S-parameter matrix is identity matrix) 12: All signal lines shorted together 13: All signal lines shorted to ground (S-parameter	None	10

	matrix is negative identity matrix)		
<b>MAX_STATES</b>	Maximum number of states per entry in the state-space formulation	None	128
<b>MOR</b>	Model-order reduction 0=none 1=entire matrix 2=MOR of rows individually, plus final MOR for combination 3=MOR of rows individually, no final MOR 4=MOR of columns individually, plus final MOR for combination 5=MOR of columns individually, no final MOR	None	0
<b>Q-LIMIT</b>	Limit of quality factor of poles in rational fit	None	5e-3
<b>RELTOL</b>	Tolerance for state-space fit		
<b>ENSURE_ACCURATE_ZFIT</b>	Selects enhanced or legacy methods for fitting S-, Y-, and Z-parameter data. 0=Legacy method, best for S-parameters but less good for Y- and Z-parameters. 1= Fitting accuracy is similar for S-, Y-, and Z-parameters. 2= Fitting accuracy is similar for S-, Y-, and Z-parameters, with enhancement for handling large numbers of frequencies	None	2

Table 10: S Model Parameters for W-Elements

Parameter	Description	Unit	Default
<b>XLINLENGTH</b>	Unit length for computing RLGC or Table model for W element	Meter	1
<b>ER</b>	Exact dielectric constant.	None	None
<b>MAX_ER</b>	Maximum dielectric constant	None	15

### S Model Netlist Examples

Here is an example of an S model netlist statement:

```
.MODEL S_2port S TSTONEFILE="C:/fdata/tsdata.s2p"
```

Here is an example of a two-port S-parameter file with three frequency points, in real-imaginary format, adapted on the *Touchstone File Format Specification*:

```
!2-port S-parameter file, three frequency points
# GHZ S RI R 50.0
!freq  ReS11 ImS11  ReS21  ImS21  ReS12  ImS12  ReS22 ImS22
1.000  0.393 -0.121 -0.001 -0.002 -0.001 -0.002 0.393 -0.121
2.000  0.352 -0.305 -0.010 -0.030 -0.010 -0.030 0.352 -0.305
10.000 0.342 -0.334 -0.013 -0.038 -0.013 -0.038 0.342 -0.334
```

Here is an example of a four-port S-parameter file with three frequency points, in magnitude-angle format, adapted on the *Touchstone File Format Specification*:

```
! 4-port S-parameter data, three frequency points
# GHZ S MA R 50
!freq  MS11  AS11  MS12  AS12  MS13  AS13  MS14  AS14
!      MS21  AS21  MS22  AS22  MS23  AS23  MS24  AS24
!      MS31  AS31  MS32  AS32  MS33  AS33  MS34  AS34
!      MS41  AS41  MS42  AS42  MS43  AS43  MS44  AS44
5.000  0.60  161.24  0.40  -42.20  0.42  -66.58  0.53  -79.34
        0.40  -42.20  0.60  161.20  0.53  -79.34  0.42  -66.58
        0.42  -66.58  0.53  -79.34  0.60  161.24  0.40  -42.20
        0.53  -79.34  0.42  -66.58  0.53  -79.34  0.60  161.24
6.000  0.57  150.37  0.40  -44.34  0.41  -81.24  0.57  -95.77
        0.40  -44.34  0.57  150.37  0.40  -44.34  0.41  -81.24
        0.41  -81.24  0.57  -95.77  0.57  150.37  0.40  -44.34
        0.57  -95.77  0.41  -81.24  0.57  -95.77  0.57  150.37
7.000  0.50  136.69  0.45  -46.41  0.37  -99.09  0.62  -114.19
        0.45  -46.41  0.50  136.69  0.62  -114.19  0.37  -99.09
        0.37  -99.09  0.62  -114.19  0.50  136.69  0.45  -46.41
        0.62  -114.19  0.37  -99.09  0.45  -46.41  0.50  136.69
```

## S-Element Options Reference

The following options are for S-parameter elements. All of these options have the **s\_element.** prefix.

**Table 13: Nexxim S-Element Options**

Option	Default Value	Description
<b>s_element.auto_enforce_passivity</b>	1	<p><b>This option is supported only for legacy designs.</b> Use the Global Analysis option <b>auto_enforce_passivity=1</b> to enable automatic passivity enforcement for both S-elements and W-elements. When the Global option is unavailable (set to 0), the <b>auto_enforce_passivity</b> option set in a W-element or S-element is ignored.</p> <p>1=If transient fails with a passivity violation, and passivity enforcement is not enabled, automatically restart transient with passivity enforcement enabled (<b>s_element.enforce_passivity=7</b>).</p> <p>0=No restart after transient fails</p> <p><b>auto_enforce_passivity</b> is valid only in a transient simulation and is ignored in a frequency-domain analysis (HB or LNA).</p>
<b>s_element.by_entry</b>	0	<p>0=State-Space fitting error is the maximum absolute error of fit over all frequencies with respect to the S-parameter data.</p> <p>1=Fitting error is the maximum relative error of fit, the maximum absolute fit with respect to the data divided by the maximum S-parameter value over all frequencies in the data. This option may be used when there is a need for higher accuracy on small S-parameters.</p> <p>This option is ignored when FastFit is used.</p>
<b>s_element.cache_state_space</b>	1	<p>1=Enables caching of the state space fitting information (see Note on Caching).</p> <p>0=no caching</p>
<b>s_element.causality_check</b>	0	<p>1=Enable causality checking of Touchstone data</p> <p>0=No causality checking</p>
<b>s_element.causality_</b>	0.025	Maximum acceptable causality error. Default is 5 times the



Option	Default Value	Description
<b>checker_tolerance</b>		default value for target fitting error, that is, 5 times s_element.reltol.
<b>s_element.column_fit</b>	2	0=Fit each entry separately, then combine them at the end 1=Fit one column at a time 2=Do the entire matrix at once  This option is ignored when FastFit is used. (FastFit fits the entire matrix at once.)
<b>s_element.compute_runtimecc</b>	0	1=Calculate and display runtime in seconds for causality checker. 0=Turn off runtime calculation  This option is primarily for internal use.
<b>s_element.convolution</b>	0	Sets Nexxim to use convolution rather than state-space matrices to model the behavior of S-parameter elements during transient analysis.  0: The state-space method is used.  1: Convolution is used. The impulse response is a piecewise linear waveform, with breakpoints chosen to exactly match the given frequency-domain data. This setting gives the most accurate response.  2: Convolution is used. The impulse response is a train of impulses in the time domain, given by the inverse Fast Fourier Transform. This setting yields an impulse response that is accurate in-band and usually passive. However, the transient waveforms may have discontinuity effects.  3: Convolution is used. The impulse response is the linear interpolation of the inverse FFT results. This setting yields an impulse response with a low probability of passivity violations, but there is significant filtering toward the top of the frequency range of the input data.
<b>s_element.coupling_threshold</b>	N/A	Set a coupling threshold (in dB) to determine the coupling ports of the s_element model. Achieves model order reduction.
<b>s_element.disable_fastfit</b>	0	0=Use FastFit algorithm for fitting state-space data (option <b>s_element.twa</b> is ignored)

Option	Default Value	Description
		1=Use fitting method selected by <b>s_element.twa</b> option
<b>s_element.do_fast_passivity_enforcement</b>	1	1=Use faster method for enforcing passivity. 0=Use legacy method.
<b>s_element.enable_cc_continuation</b>	0	1=Automatic continuation after inconclusive causality check (cannot determine that data is definitely causal or definitely noncausal). Causality checker starts with <b>interpolation_typecc=1</b> and <b>integration_typecc=1</b> . If the test is inconclusive, causality checker automatically continues with <b>interpolation_typecc=2</b> and <b>integration_typecc=2</b> . 0=Turn off automatic continuation.
<b>s_element.enforce_causality</b>	0	1=Perform causality check on Touchstone data, perform compensation to replace non-causal data with causal reconstruction estimate 0=No checking or compensation
<b>s_element.enforce_passivity</b>	0	0=No passivity enforcement 1=Enforce the passivity of the state-space model during transient analysis of S-parameter element 2= Use a point-by-point method for enforcing passivity. Use this option in cases with large numbers of ports (more than about 30). 6=Use a passivity by perturbation algorithm 7=Use Iterated Fitting of Passivity Violations (IFPV) algorithm 8=Use Iterated Fitting of Passivity Violations Low Frequency (IFPVLF) algorithm Setting <b>enforce_passivity=2</b> automatically sets <b>mor=3</b> , since this passivity enforcement algorithm requires this model-order reduction strategy. Settings <b>enforce_passivity=8</b> build upon the existing IFPV while ensuring a better fit to “Z” at DC and low frequencies.
<b>s_element.ensure_accurate_zfit</b>	2	Selects enhanced or legacy methods for fitting S-, Y-, and Z-parameter data.

Option	Default Value	Description
		<p>0=Legacy method, best for S-parameters but less good for Y- and Z-parameters.</p> <p>1=Fitting accuracy is similar for S-, Y-, and Z-parameters.</p> <p>2=Fitting accuracy is similar for S-, Y-, and Z-parameters, with enhancement for handling large numbers of frequencies.</p>
<b>s_element.errorif</b>	1	<p>1 = Reject state-space model if error is above 10%.</p> <p>0 = No rejection.</p>
<b>s_element.g_to_gnd</b>	0	Conductance between all terminal nodes of all S-elements and ground
<b>s_element.integration_typecc</b>	1	<p>1=numerical 2=analytical</p> <p>When <b>integration_typecc=2</b> is selected, <b>interpolation_typecc= 2</b> should also be used. See also <b>enable_cc_continuation</b>.</p>
<b>s_element.interpolation_typecc</b>	1	<p>1=cubic spline 2=rational function</p> <p>See also <b>enable_cc_continuation</b>.</p>
<b>s_element.max_states</b>	10000 for FastFit and TWA 128 for IRF	Sets the maximum number of states per entry in the state-space formulation
<b>s_element.mor</b>	0	<p>0=No model order reduction (MOR)</p> <p>1=MOR of entire matrix at once</p> <p>2=MOR of rows of matrix individually, then final MOR for the combination</p> <p>3=MOR of rows of matrix individually, no final MOR</p> <p>4=MOR of columns of matrix individually, then final MOR for the combination</p> <p>5=MOR of columns of matrix individually, no final MOR</p> <p>This option is ignored when FastFit is used.</p>

Option	Default Value	Description
<b>s_element.mor_sp</b>	0	1=Use singular perturbation MOR. Preserves DC fit.
<b>s_element.noisemodel</b>	external	external=use external data if present, else use internal noise model  internal=use internal noise model. External data is ignored  none=no noise calculation  Noisemodel applies to frequency domain analyses, not to time domain.
<b>s_element.q_limit</b>	1e4	Sets the limit of the quality factor of poles in the rational fit. The default is 1e4. Limiting the quality factor can be useful in avoiding overfitting, which can lead to severe passivity violations. The value should be a positive number greater than 0.5 (generally much greater).  This option is ignored when FastFit is used.
<b>s_element.rational_fitting_iteration_limit</b>	2	Increasing the limit improves the fit on certain complicated S-parameter cases, at the cost of extra CPU time.
<b>s_element.reduce</b>	0	Port reduction. 1=eliminate ports tied to ground directly. Does not affect unconnected ports or ports tied to ground through a resistor. See <b>Note 1</b> for more about port reduction.
<b>s_element.reltol</b>	5e-3	Tolerance for state-space fit.
<b>s_element.test_sss</b>	1	1 = Test existing .sss file for goodness of fit with given S-parameter data.  <b>Mainly for internal use</b>
<b>s_element.twa</b>	1	Selects state-space fitting algorithm when option <b>s_element.disable_fastfit</b> =1. Option <b>s_element.twa</b> is ignored when <b>s_element.disable_fastfit</b> =0  0=Use rational fitting  1=Use Tsuk-White algorithm (TWA) for state-space fitting.
<b>s_element.wide_dynamic_range</b>	0	Set <b>wide_dynamic_range</b> to 1 when the S-parameter data contains a wide dynamic range within single entries (e.g., with values around 1 at low frequencies but approaching $10^{-5}$ at high frequencies, and the smallest values must be fitted precisely).  This option is ignored when FastFit is used.

Option	Default Value	Description
<b>s_element.zo_from_file</b>	1	<p>0=Port impedances are determined on the S-element instance line, or on the Touchstone file per the Touchstone 1.0 or 2.0 Specification.</p> <p>1=Touchstone file contains a (non-standard) list of port impedances on the option line, one for each port in the device, as in the following example for a four-port model:</p> <pre># GHZ S MA R 50 50 100 50</pre> <p><b>Note:</b> Add the <b>s_element.zo_from_file=1</b> option in the <b>Additional Options</b> field under <b>Solution Options</b> in the analysis setup (DC, Transient, LNA, etc.), NOT in the N-Port Data Dialog Options tab.</p>

### Note on Caching Operation during State-Space Fitting

By default, the Nexxim state-space fitter caches (saves) the fitting results in a state-space (.sss) file. The option **s\_element.cache\_state\_space=1** (the default) enables caching.

When state-space fitting is performed with caching enabled, Nexxim checks to see if there is an existing .sss file for the element. If no cache exists, Nexxim calculates the fit and caches the result in a new .sss file. If there is an existing .sss file, Nexxim tries to validate the cached result.

- If any of the supported fitting options has changed value on the previous fitting, the cache is invalid.
- If the frequency-dependent input data has changed, the cache is invalid.

If the cache is valid, the .sss file is read in and no additional fitting calculations are done. If the cache is invalid, Nexxim calculates a new fit and rewrites the .sss file.

Setting **s\_element.cache\_state\_space=0** turns off caching. When caching is deactivated, no attempt is made to validate an existing .sss file, and no .sss files are written or rewritten.

### Notes

#### 1. Port Reduction

Port reduction is a technique that reduces the size of the S-element data to accelerate subsequent analyses. A mathematical formula is used to transform the data into a smaller set that corresponds to a device having only the ports that are connected in the schematic. The transformed data is the same as what is obtained by running a linear network analysis (LNA) on

the schematic at the frequencies present in the data. This transformed data then completely replaces the original data of the S-element for the purpose of any analyses.

Nodes of the S-element that are left unconnected in the schematic are reduced. To deactivate port reduction at a node, it can be connected to a short lead that is left floating. In addition, if the `.reduce` option is set to 1, nodes that are grounded are also reduced.

Note that port reduction can result in (typically slight) differences compared to a case in which no port reduction is used. This is because for frequencies not present in the data, an interpolation between the transformed data is performed, as opposed to an interpolation between the original S-element data.

## 2. Cache-Invalidating S-Element Options

*The following S-element fitting options are automatically checked to see if they have changed since the last fitting calculation, modifying the fitting results and invalidating the cache.*

**by\_entry**

**column\_fit**

**enforce\_causality**

**max\_states**

**mor**

**mor\_sp**

**q\_limit**

**rational\_fitting\_iteration\_limit**

**reitol**

**twa**

**twa\_conserve\_memory**


**twa\_adjust\_tolerance**

**wide\_dynamic\_range**

The option **enforce\_passivity** is also checked for a changed value. However, a cached `.sss` file contains a flag to indicate that it is known to contain a passive model. If a passive cached `.sss` file is found in the project folder, Nexxim uses that passive macromodel, even if **enforce\_passivity** has changed its setting. To force Nexxim to create a new cache, you must delete the existing `.sss` file.

Other fitting-related options require the user to deactivate caching (`s_element.cache_state_space=0`) if their value has changed on the default. Examples: `ensure_accurate_zfit`, `do_fast_passivity_enforcement`.

## Equation Based S Parameter Element



### Netlist Format

The equation-based S-parameter element has the following Nexxim netlist syntax:

```
Axxxxn1 ref1 n2 ref2
```

```
+ s11_mag='expr' s11_ang='expr'
```

```
+ s12_mag='expr' s12_ang='expr'
```

```
+ s21_mag='expr' s21_ang='expr'
```

```
+ s22_mag='expr' s22_ang='expr'
```

```
+ COMPONENT=equation_based_two_port_s_parameter
```

*n1* and *n2* are the signal nodes attached to the S-parameter element. *ref1* and *ref2* are the corresponding reference nodes.


The entry `COMPONENT=equation_based_two_port_s_parameter` is required.

**Table 12: Equation-Based S-Parameter Element Parameters**

Instance Parameter	Description	Unit	Default
<code>s11_mag</code>	Magnitude of S11. The value is an expression in quotation	None	None

	marks		
<b>s11_ang</b>	Angle of S11 in radians. The value is an expression in quotation marks	None	None
<b>s12_mag</b>	Magnitude of S12. The value is an expression in quotation marks	None	None
<b>s12_ang</b>	Angle of S12 in radians. The value is an expression in quotation marks	None	None
<b>s21_mag</b>	Magnitude of S21. The value is an expression in quotation marks	None	None
<b>s21_ang</b>	Angle of S21 in radians. The value is an expression in quotation marks	None	None
<b>s22_mag</b>	Magnitude of S22. The value is an expression in quotation marks	None	None
<b>s22_ang</b>	Angle of S22 in radians. The value is an expression in quotation marks	None	None
<b>Z0</b>	Reference impedance	Ohm	50

## Chain-Based ABCD Element (Netlist Only)



### Netlist Format

The chain-based ABCD element has the following Nexxim netlist syntax:

```

Axxx a1 b1 a2 b2 [CHAIN_PARAM=val] [DELAYHANDLE=val]
+ A_real='expr' A_imag='expr'

+ B_real='expr' B_imag='expr'

+ C_real='expr' C_imag='expr'

+ D_real='expr' D_imag='expr'

```



+ COMPONENT=chain\_based\_abcd

$a_1$ ,  $a_2$ ,  $b_1$ , and  $b_2$  are the nodes attached to the ABCD element.

The entry **COMPONENT=chain\_based\_abcd** is required.

**Table 13: Chain-Based ABCD Element Parameters**

Instance Parameter	Description	Unit	Default
<b>CHAIN_PARAM</b>	Number of identical elements to be chained minus one (zero = one element)	None	0
<b>DELAYHANDLE</b>	0 = state-space, 1 = convolution	None	1
<b>A_real, A_imag</b>	Real and imaginary parts of A parameter. The values are entered as expressions in quotation marks	None	Required
<b>B_real, B_imag</b>	Real and imaginary parts of B parameter. The values are entered as expressions in quotation marks	None	Required
<b>C_real, C_imag</b>	Real and imaginary parts of C parameter. The values are entered as expressions in quotation marks	None	Required
<b>D_real, D_imag</b>	Real and imaginary parts of A parameter. The values are entered as expressions in quotation marks	None	Required

## Notes

1. The ABCD element is available for use in netlists, but is not supported in the Components window of the AED **Schematic Editor**.
2. Nodes  $a_1$ ,  $a_2$ ,  $b_1$ , and  $b_2$  are related by the ABCD parameters according to the following formula:

$$\begin{bmatrix} b_1 \\ a_1 \end{bmatrix} = \begin{bmatrix} A & B \\ C & D \end{bmatrix} \begin{bmatrix} a_2 \\ b_2 \end{bmatrix}$$

3. The **CHAIN\_PARAM** entry specifies the number of identical copies (minus one) of the ABCD matrix to be chained (matrix multiplied):

$$\begin{bmatrix} b_1 \\ a_1 \end{bmatrix} = \begin{bmatrix} A & B \\ C & D \end{bmatrix} \cdots \begin{bmatrix} A & B \\ C & D \end{bmatrix} \begin{bmatrix} a_2 \\ b_2 \end{bmatrix}$$

An entry of **CHAIN\_PARAM=0** (the default) uses one ABCD matrix.

## 34 - Slotline Elements

This topic describes the following slotline distributed elements available in Nexxim.

"Open Stub, Physical Length" below

"Open Stub, Electrical Length" on the next page

"Shorted Stub, Physical Length" on page 34-4

"Shorted Stub, Electrical Length" on page 34-5

"Transmission Line, Physical Length" on page 34-6

"Transmission Line, Electrical Length" on page 34-8

Coupled Lines, Full-Wave Model

This topic also describes the Slotline substrate type.



"Selecting None for the Initial Substrate" on page 34-11

"Creating a Custom Slotline Substrate" on page 34-11

"Selecting a Slotline Substrate at the Component Level" on page 34-13

"Slotline Substrate Model" on page 34-13

### Open Stub, Physical Length



## Netlist Format

An instance of a slotline open stub with physical length has the following netlist syntax:

```
Axxx n1 [n2] [W=val] [P=val] COMPONENT=slotline_open_stub
SUBSTRATE=substrate_name
```

*n1* is node attached to the open stub. *n2* is the optional reference node. The entry **COMPONENT=slotline\_open\_stub** identifies the element.

The **SUBSTRATE=substrate\_name** is the slotline substrate model name selected for the design (see ["Selecting None for the Initial Substrate"](#) on page 34-11 for details).

**Table 5: Slotline Open Stub with Physical Length, Instance Parameters**

Parameter	Description	Units	Default
<b>P</b>	Physical length	Meter	1e-3
<b>W</b>	Center conductor width	Meter	.762e-3

## Netlist Example

```
A23 Port1 0 W=.5e-003 P=0.001
+ COMPONENT=slotline_open_stub SUBSTRATE=SLOT1
```


where SLOT1, the selected layout technology or substrate type, has a definition such as:


```
.SUB SLOT1 SLOT(
+ B=0.001524 Er=4.4 TAND=0.02 H=0.5e-3 HU=2.54e-003
+ MET1=1.724137931034483 T1=2.5400e-005
+ RGH=0)
```

## Notes

1. **[Slotline]** The slotline open stub model is equivalent to a transmission line model followed by an ideal open. When a negative length is used for de-embedding, the open stub model is equivalent to a transmission line with negative length terminated by an open.

## Open Stub, Electrical Length





### Netlist Format

An instance of a slotline open stub with electrical length has the following netlist syntax:

```
Axxx n1 [n2] W=val E=val F=val
COMPONENT=slotline_open_stub_electrical SUBSTRATE=substrate_name
```

$n1$  is node attached to the open stub.  $n2$  is the optional reference node. The entry **COMPONENT=slotline\_open\_stub\_electrical** identifies the element.

The **SUBSTRATE=substrate\_name** is the slotline substrate model name selected for the design (see ["Selecting None for the Initial Substrate"](#) on page 34-11 for details).

**Table 6: Slotline Open Stub with Electrical Length, Instance Parameters**

Parameter	Description	Units	Default
<b>W</b>	Conductor width	Meter	.762e-3
<b>E</b>	Electrical length	Degree	45
<b>F</b>	Reference frequency for E	Hz	1e9

### Netlist Example

```
A7 Port1 0 W=0.005 E=45 F=5000000000
+ COMPONENT=slotline_open_stub_electrical SUBSTRATE=SLOT1
```



where SLO1, the selected layout technology or substrate type, has a definition such as:

```
.SUB SLOT1 SLOT(
+ B=0.001524 Er=4.4 TAND=0.02 H=0.5e-3 HU=2.54e-003
+ MET1=1.724137931034483 T1=2.5400e-005
+ RGH=0)
```

### Notes

1. **[Slotline]** The slotline open stub electrical model is equivalent to a transmission line model followed by an ideal open.

## Shorted Stub, Physical Length



### Netlist Format

An instance of a slotline shorted stub with physical length has the following netlist syntax:

```
Axxx n1 [n2] [W=val] [P=val] COMPONENT=slotline_short_stub
SUBSTRATE=substrate_name
```

$n1$  is node attached to the shorted stub.  $n2$  is the optional reference node. The entry **COMPONENT=slotline\_short\_stub** identifies the element.

The **SUBSTRATE=substrate\_name** is the slotline substrate model name selected for the design (see "[Selecting None for the Initial Substrate](#)" on page 34-11 for details).

**Table 7: Slotline Shorted Stub with Physical Length, Instance Parameters**

Parameter	Description	Units	Default
<b>P</b>	Physical length	Meter	1e-3
<b>W</b>	Center conductor width	Meter	.762e-3



### Netlist Example

```
A23 Port1 0 W=.5e-003 P=0.001
+ COMPONENT=slotline_short_stub SUBSTRATE=SLOT1
```

where SLOT1, the selected layout technology or substrate type, has a definition such as:

```
.SUB SLOT1 SLOT(
+ B=0.001524 Er=4.4 TAND=0.02 H=0.5e-3 HU=2.54e-003
+ MET1=1.724137931034483 T1=2.5400e-005
+ RGH=0)
```

### Shorted Stub, Electrical Length



## Netlist Format

An instance of a slotline shorted stub with electrical length has the following netlist syntax:

```
Axxx n1 [n2] W=val E=val F=val
COMPONENT=slotline_short_stub_electrical SUBSTRATE=substrate_name
```

*n1* is node attached to the shorted stub. *n2* is the optional reference node. The entry **COMPONENT=slotline\_short\_stub\_electrical** identifies the element.

The **SUBSTRATE=substrate\_name** is the slotline substrate model name selected for the design (see ["Selecting None for the Initial Substrate"](#) on page 34-11 for details).

**Table 8: Slotline Shorted Stub with Electrical Length, Instance Parameters**

Parameter	Description	Units	Default
<b>W</b>	Conductor width	Meter	.762e-3
<b>E</b>	Electrical length	Degree	45
<b>F</b>	Reference frequency for E	Hz	1e9

## Netlist Example

```
A7 Port1 0 W=0.005 E=45 F=5000000000
+ COMPONENT=slotline_shorted_stub_electrical SUBSTRATE=SLOT1
```


where SLOT1, the selected layout technology or substrate type, has a definition such as:

```
.SUB SLOT1 SLOT(
+ B=0.001524 Er=4.4 TAND=0.02 H=0.5e-3 HU=2.54e-003
+ MET1=1.724137931034483 T1=2.5400e-005
+ RGH=0)
```

## Transmission Line, Physical Length







### Netlist Format

An instance of a transmission line with physical length has the following netlist syntax:

```
Axxx n1 n2 [W=val] [P=val] COMPONENT=slottrl SUBSTRATE=substrate_name
```

*n1* and *n2* are the names of the nodes attached to the transmission line. The entry **COMPONENT=slottrl** identifies the element as a transmission line with physical length.

The **SUBSTRATE=substrate\_name** is the slotline substrate model name selected for the design (see ["Selecting None for the Initial Substrate"](#) on page 34-11 for details).

**Table 9: Transmission Line with Physical Length, Instance Parameters**

Parameter	Description	Units	Default
<b>P</b>	Physical length	Meter	1e-2
<b>W</b>	Conductor width	Meter	1e-4

### Netlist Example

```
A23 Port1 Port2 W=1.2700e-004 P=0.001
+ COMPONENT=SLOTTRL SUBSTRATE=SLOT1
```


where SLOT1, the selected layout technology or substrate type, has a definition such as:

```
.SUB SLOT1 SLOT(
+ B=0.001524 Er=4.4 TAND=0.02 H=0.5e-3 HU=2.54e-003
+ MET1=1.724137931034483 T1=2.5400e-005
+ RGH=0)
```

**Notes**

1. [Slotline] The MCPL is used to analyze the slotline.

## Transmission Line, Electrical Length



**Netlist Format**

An instance of a transmission line with electrical length has the following netlist syntax:

```
Axxx n1 n2 W=val E=val F=val COMPONENT=slottrle SUBSTRATE=substrate_
name
```

$n1$  and  $n2$  are the names of the nodes attached to the transmission line. The entry **COMPONENT=slottrle** identifies the element as a transmission line with electrical length.

The **SUBSTRATE=substrate\_name** is the slotline substrate model name selected for the design (see "Selecting None for the Initial Substrate" on page 34-11 for details).

**Table 10: Transmission Line with Electrical Length, Instance Parameters**

Parameter	Description	Units	Default
W	Conductor width	Meter	0.0001
E	Electrical length	Degree	45
F	Reference frequency for E	Hz	1e9

**Netlist Example**

```
A7 Port1 Port2 W=0.001 E=45 F=5000000000
+ COMPONENT=slottrle SUBSTRATE=SLOT1
```



where SLOT1, the selected layout technology or substrate type, has a definition such as:

```
.SUB SLOT1 SLOT(
+ B=0.001524 Er=4.4 TAND=0.02 H=0.5e-3 HU=2.54e-003
+ MET1=1.724137931034483 T1=2.5400e-005
+ RGH=0)
```

**Notes**

1. [Slotline] The MCPL is used to analyze the slotline.

**Coupled Lines, Full-Wave Model**



## Netlist Form

A two-conductor multicoupled line, full-wave instance has the following netlist syntax:

```
Axxx in1 in2 out1 out2 NL=2 W1=val S1=val W2=val P=val
```

```
[S0=val] [SN=val]
```

```
[NBAS=val] [NSUM=val] [CERR=val] [STEP=val] [FO=val]
```

```
COMPONENT=slotmcp1 SUBSTRATE=substrate_name
```

*in1* and *in2* are the names of the input nodes. *out1* and *out2* are the corresponding output nodes. The entry **COMPONENT=slotmcp1** is required.

The **SUBSTRATE=substrate\_name** is the slotline substrate model name selected for the design (see "[Selecting None for the Initial Substrate](#)" on the facing page for details).

**Table 11: Slotline Coupled Lines, Full-Wave Model, Instance Parameters**

Parameter	Description	Units	Default
<b>NL</b>	Number of signal lines	None	Must be 2
<b>P</b>	Physical length	Meter	1e-3
<b>S1</b>	Spacing between slot 1 and 2	Meter	1e-3
<b>W1, W2</b>	Slot widths	Meter	1e-3
<b>S0</b>	Spacing from left enclosure to the first slot	Meter	0
<b>SN</b>	Spacing from right enclosure wall to the second slot	Meter	0
<b>NBAS</b>	Number of basis functions to use in the expansions	None	3
<b>NSUM</b>	Number of summations to use in the expansions	None	700
<b>CERR</b>	Calculation tolerance error (minimum value 1.0e-14)	None	1e-7
<b>STEP</b>	Root-searching algorithm step size	None	0.01
<b>FO</b>	Semi-dynamic mode calculation frequency (see Notes)	Hertz	-1 (Full-wave mode)

## Netlist Example

```
A3 Port1 Port3 Port2 Port4 NL=2
+ W1=1.25e-3 S1=1.5e-3 W2=1.25e-3 P=3e-3
+ COMPONENT=slotmcp1 SUBstrate=SLOT1
```

where SLOT1, the selected layout technology or substrate type, has a definition such as:

```
.SUB SLOT1 SLOT(  
+ B=0.001524 Er=4.4 TAND=0.02 H=0.5e-3 HU=2.54e-003  
+ MET1=1.724137931034483 T1=2.5400e-005  
+ RGH=0)
```

## Notes

1. This model uses a proprietary full-wave spectral domain algorithm. The parameters NBAS, NSUM, CERR, and STEP control the model solver. If there is difficulty finding roots, try changing the values of parameters as follows:
  - Gradually increase NSUM (maximum of 1500) until roots can be found.
  - Gradually decrease CERR (minimum 1e-14).
  - When S0 and S2 wall spacings are comparable to S1, reduce NSUM to 500 or less.
2. The parameter FO is required for semi-dynamic mode computation only. In this mode, the effective dielectric constants and characteristic impedances are computed only once at the FO frequency. This data is then used to compute the model for all other frequencies. The semi-dynamic mode offers a fast solution with a close approximation to the full-wave solution. Typically FO is specified at the center of the frequency range of interest with values exceeding 1GHz minimum. If this value is not specified, it is automatically computed at the center frequency of the frequency range specified by the user.

## Selecting None for the Initial Substrate

For Nexxim designs that are created with the **Schematic Editor**, the initial selection of a global substrate type is made on the **Choose Layout Technology** window that appears when you select Insert Nexxim Circuit Design on the Project menu.

However, no slotline substrates are available in the **Choose Layout Technology** window.

If you wish to use an slotline substrate, you must create it as a custom substrate type.

In the **Choose Layout Technology** window, click **None**. The design opens, but no substrate type is applied to instances of distributed elements until you create a custom substrate type.

See ["Creating a Custom Slotline Substrate"](#) below for details.


## Creating a Custom Slotline Substrate

To create a slotline substrate definition, open the Nexxim design icon (e.g., "Nexxim1", then right-click the **Add Reference Data** field. Select **Add Substrate Definition** to open the **Substrate Definition** window. Specify the name of your new substrate (the following example uses the name "SLOT1"):

**Substrate Definition**

Substrate Name:

Substrate Type:



**Dielectric**

H:  mm

Er:

TAND:

HU:  mm

HL:  mm

**Trace Metallization**

	Material	Resistivity	Thickness	Unit
1	copper	1.724138	0.7 mil	
2				
3				

Roughness:

Select **Slotline** as the Substrate Type. Complete the Dielectric and Metallization field information. Refer to the "[Slotline Substrate Model](#)" on the facing page help topic for guidelines on defining slotline substrates.


When the substrate definition is complete, click **OK**.

If you selected **None** for the global substrate type in the **Choose Layout Technology** window, the custom slotline substrate becomes the global substrate type.

When an element is instantiated, it includes a **SUBSTRATE=substrate\_name** entry in its netlist syntax. **Electronics Desktop** automatically inserts the global *substrate\_name* into the internal netlist entry for the instantiated element.

## Selecting a Slotline Substrate at the Component Level

To specify a custom substrate type, or to change to a different predefined substrate type, you must make the assignment individually for each component. Double-click the distributed element to open the **Properties** window:





The **SUB** property identifies the substrate that is currently applied to the element. In the example above, a custom substrate type named “MS\_custom” appears as the value of the **SUB** property.

To change to a different substrate type, click in the **SUB** Value field and select the appropriate substrate name as the value of the **SUB** property. Then click **OK**.

**Note:** All distributed elements in a given design must use the same substrate type.

## Slotline Substrate Model



## Defining a Slotline Model

To add an slotline substrate model to a new Nexxim design, you must add the definition to the set of substrate models.

To add a new substrate definition to an existing design, expand the **Project** icon, the **Design** icon. Right-click the **Data** icon and select **Add Substrate Definition** to open the **Substrate Definition** window. Then add the substrate name and parameters as appropriate, and click **OK**. A substrate added in this manner requires you to specify the metallization parameters explicitly.

To edit the definition of a substrate, expand the **Project** icon, the **Design** icon, the **Data** icon. Click on the icon for the substrate you wish to edit to open the **Substrate Definition** window. Add or modify the substrate parameters as appropriate, then click **OK**.

## Slotline Substrate Model Netlist Format



The Slotline substrate model has the following netlist format:

```
.SUB substrate_name SLOT ( [ER=val] [TAND=val]
+ [H=val] [HU=val] [HL=val]
+ [MET1=val] [T1=val] [MET2=val] [T2=val] [MET3=val] [T3=val]
+ [RGH=val])
```

The *substrate\_name* is the name for the substrate type used in distributed elements that refer to this substrate definition. The entry **SLOT** is required to identify the Slotline substrate type. The **SLOT** identifier must immediately follow the **substrate\_name**.

Inside the parentheses, the labeled parameters may be entered in any order.

**Table 12: Slotline Substrate Parameters**

Parameter	Description	Unit	Default
ER	Dielectric constant of substrate, $1 \leq ER \leq 128$	None	4.5
H	Dielectric height	Meter	1e-3
HU	Height of upper air layer	Meter	0
HL	Height of lower air layer	Meter	0
MET1, MET2, MET3	Resistivity of metal layer 1, 2, 3	$\mu\text{Ohm-cm}$	0.0
RGH	RMS surface roughness	Meter	0.0
T1, T2, T3	Thickness of metal layer 1, 2, 3	Meter	0.0
TAND	Dielectric loss tangent, [0,0.1]	None	0.0

### Slotline Substrate Model Netlist Example

```
.SUB SLOT1 SLOT(
+ B=0.001524 Er=4.4 TAND=0.02 H=0.5e-3 HU=2.54e-003
+ MET1=1.724137931034483 T1=2.5400e-005
+ RGH=0)
```



## 35 - Stripline Elements

This topic describes the following distributed elements, which can be implemented in Nexxim with the Stripline substrate type.

### General Components

["Step"](#) on page 35-3

["Tee, Reference Planes at Center"](#) on page 35-4

["Tee, Reference Planes at Edge"](#) on page 35-5

["Compensated TEE"](#) on page 35-7

["Via Through Hole"](#) on page 35-8

["Via Through Hole with Reference"](#) on page 35-9

["Via Pad"](#) on page 35-10

["Via Pad with Reference"](#) on page 35-12

### Bends

["Bend, Unmitered"](#) on page 35-13

["Bend, Mitered"](#) on page 35-15

["Bend, Optimally Mitered"](#) on page 35-16

["Bend, Radial"](#) on page 35-18

### Coupled Bends

["Coupled Bend"](#) on page 35-20

### Coupled Lines

["Coupled Lines, Open Ends"](#) on page 35-21

["Multi-Coupled Lines, Physical Length"](#) on page 35-22

["Multi-Coupled Lines, Electrical Length"](#) on page 35-24

["Multi-Coupled Lines, Asymmetric"](#) on page 35-26

["Multi-Coupled Lines, Differential Pairs, Field Solver"](#) on page 35-28

### Couplers

["Branch Line Coupler"](#) on page 35-30

["Ring Coupler"](#) on page 35-32

## **Cross Junctions**

["Cross Junction"](#) on page 35-34

## **Gaps**

["Gap, Symmetric"](#) on page 35-35

["Gap, Asymmetric"](#) on page 35-36

## **Open-Ended Lines**

["Open End Effect"](#) on page 35-37

["Open Stub, Physical Length"](#) on page 35-39

["Open Stub, Physical Length with Reference"](#) on page 35-40

["Open Stub, Electrical Length"](#) on page 35-41

["Open Stub, Electrical Length with Reference"](#) on page 35-43

## **Shorted Stubs**

["Shorted Stub, Physical Length"](#) on page 35-44

["Shorted Stub, Physical Length with Reference"](#) on page 35-45

["Shorted Stub, Electrical Length"](#) on page 35-47

["Shorted Stub, Electrical Length with Reference"](#) on page 35-48

## **Tapered Lines**

["Tapered Line, W Specified, with Reference"](#) on page 35-49

["Tapered Line, W Specified, Impedance Taper"](#) on page 35-51

["Tapered Line, W Specified, Exponential Width Taper"](#) on page 35-53

["Tapered Line, W Specified, Linear Width Taper"](#) on page 35-54

## **Transmission Lines**

["Transmission Line, Field Solver"](#) on page 35-55

["Transmission Line, Physical Length"](#) on page 35-57

["Transmission Line, Physical Length with Reference"](#) on page 35-59

["Transmission Line, Electrical Length"](#) on page 35-60

["Transmission Line, Electrical Length with Reference"](#) on page 35-61

This topic also describes the following substrate types which can be used to implement distributed elements. Each element help topic documents the substrate types that can be used to implement it.


["Selecting a Stripline Substrate"](#) on page 35-63

["Creating a Custom Stripline Substrate"](#) on page 35-64

["Selecting a Substrate at the Component Level"](#) on page 35-65

["Stripline Substrate Model"](#) on page 35-66

## Step



### Netlist Format

A step instance has the following netlist format:

```
Axxx n1 n2 W1=val W2=val D=val [NSUM=val]
```

```
COMPONENT=step SUBSTRATE=substrate_name
```

*n1* and *n2* are the names of the nodes attached to the step. The entry **COMPONENT=step** identifies the element as a step.

The entry **SUBSTRATE=substrate\_name** identifies the Stripline substrate model name selected for the design (see ["Selecting a Stripline Substrate"](#) on page 35-63). See the ["Stripline Substrate Model"](#) on page 35-66 for information on this substrate type.

**Table 9: Step Instance Parameters**

Parameter	Description	Unit	Default
-----------	-------------	------	---------

<b>W1</b>	Width of line connected to node n1	Meter	1e-3
<b>W2</b>	Width of line connected to node n2	Meter	1e-3
<b>D</b>	Offset between lines	Meter	(W2-W1)/2

### Netlist Example

```
A23 Port1 Port2 W1=1e-3 W2=2e-3 D=0.5e-3
+ COMPONENT=STEP SUBSTRATE=SL1
```

where SL1, the selected layout technology or substrate type, has a definition such as:

```
.SUB SL1 SL( B=0.001524 Er=4.400000000000000
+ TAND=0.02000000000000000 MET1=1.72413793103448
+ T1=1.7145e-005 RGH=0mil)
```


### Notes

1. **[Stripline]** The following condition should be satisfied to get accurate results:  
 $\max(W1, W2) / \lambda_g \leq 1.0$ , where  $\lambda_g$  is the guide wavelength

### References

1. R. Hoffmann, *Handbook of Microwave Integrated Circuits*, Artech House, 1987.

## Tee, Reference Planes at Center



### Netlist Format

A tee instance has the following netlist format:

```
Axxx n1 n2 n3 W1=val W2=val W3=val [NSUM=val]
```

```
COMPONENT=tee SUBSTRATE=substrate_name
```

$n1$ ,  $n2$ , and  $n3$  are the names of the nodes attached to the tee. The entry **COMPONENT=tee** identifies the element as a tee.

The entry **SUBSTRATE=substrate\_name** identifies the Stripline substrate model name selected for the design (see ["Selecting a Stripline Substrate"](#) on page 35-63). See the ["Stripline Substrate Model"](#) on page 35-66 for information on this substrate type.

**Table 10: Tee Instance Parameters**

Parameter	Description	Unit	Default
<b>W1</b>	Width of line connected to node $n1$	Meter	1e-3
<b>W2</b>	Width of line connected to node $n2$	Meter	1e-3
<b>W3</b>	Width of line connected to node $n3$	Meter	1e-3
<b>NSUM</b>	Number of modes considered in the field expansion	None	3

### Netlist Example

```
A23 Port1 Port2 Port3 W1=1e-3 W2=2e-3 W3=3e-3
+ COMPONENT=TEE SUBSTRATE=SL1
```


where SL1, the selected layout technology or substrate type, has a definition such as:

```
.SUB SL1 SL( B=0.001524 Er=4.400000000000000
+ TAND=0.020000000000000000 MET1=1.72413793103448
+ T1=1.7145e-005 RGH=0mil)
```

### Notes

1. **[All substrates]** The collinear lines are connected to nodes  $n1$  and  $n2$  and have widths **W1** and **W2** ; the perpendicular line is connected to node  $n3$  and has width **W3**.
2. **[All substrates]** The  $n1$ ,  $n2$  reference plane is centered on the width of the line connected to node  $n3$  (width **W3**).
3. **[All substrates]** If  $W1 > W2$ : Node  $n3$  is collinear with  $W1$ .
4. **[All substrates]** If  $W2 > W1$ : Node  $n3$  is collinear with  $W2$ .
5. **[Stripline]** To get accurate results, the following condition should be satisfied:  $B/\lambda_g \ll 1$ , where  $\lambda_g$  is the guide wavelength in the substrate dielectric.

## Tee, Reference Planes at Edge



### Netlist Format

A tee instance has the following netlist format:

```
Axxx n1 n2 n3 W1=val W2=val W3=val [NSUM=val]
```

```
COMPONENT=tee_edge_referenced SUBSTRATE=substrate_name
```

$n1$ ,  $n2$ , and  $n3$  are the names of the nodes attached to the tee. The entry **COMPONENT=tee\_**  
**edge\_referenced** identifies the element.

The entry **SUBSTRATE=substrate\_name** identifies the Stripline substrate model name selected for the design (see ["Selecting a Stripline Substrate"](#) on page 35-63). See the ["Stripline Substrate Model"](#) on page 35-66 for information on this substrate type.

**Table 11: Tee Instance Parameters**

Parameter	Description	Unit	Default
<b>W1</b>	Width of line connected to node $n1$	Meter	1e-3
<b>W2</b>	Width of line connected to node $n2$	Meter	1e-3
<b>W3</b>	Width of line connected to node $n3$	Meter	1e-3
<b>NSUM</b>	Number of modes considered in the field expansion	None	3

### Netlist Example

```
A23 Port1 Port2 Port3 W1=1e-3 W2=2e-3 W3=3e-3
+ COMPONENT=tee_edge_referenced SUBSTRATE=SL1
```

where SL1, the selected layout technology or substrate type, has a definition such as:




```
.SUB SL1 SL( B=0.001524 Er=4.400000000000000
+ TAND=0.02000000000000000 MET1=1.72413793103448
+ T1=1.7145e-005 RGH=0mil)
```

### Notes

1. **[All substrates]** The collinear lines are connected to nodes n1 and n2 and have widths W1 and W2; the perpendicular line is connected to node n3 and has width W3.
2. **[All substrates]** If  $W1 > W2$ : Node n3 is collinear with W1.
3. **[All substrates]** If  $W2 > W1$ : Node n3 is collinear with W2.
4. **[Stripline]** To get accurate results, the following condition should be satisfied:  $B/\lambda_g \ll 1$ , where  $\lambda_g$  is the guide wavelength in the substrate dielectric.

## Compensated TEE



**NOTE:** There is no netlist form for this component. It is available for Planar EM simulation only.

$n1$ ,  $n2$ , and  $n3$  are the names of the nodes attached to the tee.

**Table 12: Compensated TEE Instance Parameters**


Parameter	Description	Unit	Default
<b>W</b>	Conductor width at ports 1 and 2	Meter	0.001
<b>W3</b>	Conductor width at port 3	None	0.001
<b>D</b>	Notch depth	Meter	0.001
<b>ANG</b>	Notch angle	Degree	45

### Notes

1. This model is available for Planar EM simulation only.
2. The notch angle coincides with the center of the line on port 3.

3. The structure is de-embedded to the reference planes that coincide with the edges of  $W$  and  $W3$ , respectively, unless the notch angle or depth causes the edges of the notch to fall outside the rectangle transcribed by the physical dimensions  $W$  and  $W3$ . In that case, the reference planes are transferred to the outermost corners of the notch.
4. If a substrate is not defined for the component, the Layout stackup or Footprint stackup may be used.

## Via Through Hole



### Netlist Format

A via hole instance has the following netlist format:

```
Axxx n1 [D=val] [DG=val]
```

```
COMPONENT=viahole SUBSTRATE=substrate_name
```

$n1$  is the name of the node attached to the via through hole. The other node is ground, and is not specified in the syntax. The entry **COMPONENT=viahole** identifies the element as a via through hole.

The entry **SUBSTRATE=*substrate\_name*** identifies the Stripline substrate model name selected for the design (see ["Selecting a Stripline Substrate"](#) on page 35-63). See the ["Stripline Substrate Model"](#) on page 35-66 for information on this substrate type.

**Table 13: Via Through Hole Instance Parameters**

Parameter	Description	Unit	Default
<b>D</b>	Diameter of upper via hole	Meter	1e-3
<b>DG</b>	Diameter of lower via hole	Meter	D

**Netlist Example**


```
A19 Port1 D=0.001 COMPONENT=viahole SUBSTRATE=SL1
```

where SL1, the selected layout technology or substrate type, has a definition such as:

```
.SUB SL1 SL( B=0.001524 Er=4.400000000000000
+ TAND=0.02000000000000000 MET1=1.72413793103448
+ T1=1.7145e-005 RGH=0mil)
```

**Notes**

1. **[All substrates]** If metallization is not specified in the referenced substrate definition, the via element behaves as an inductance only.

**Via Through Hole with Reference****Netlist Format**

A via hole instance has the following netlist format:

```
Axxx n1 n2 [D=val] [DG=val] COMPONENT=viahole
SUBSTRATE=substrate_name
```

*n1* and *n2* are the names of the node attached to the via through hole. The entry **COMPONENT=viahole** identifies the element as a via through hole.

The entry **SUBSTRATE=substrate\_name** identifies the Stripline substrate model name selected for the design (see ["Selecting a Stripline Substrate"](#) on page 35-63). See the ["Stripline Substrate Model"](#) on page 35-66 for information on this substrate type.

**Table 14: Via Through Hole Instance Parameters**

Parameter	Description	Unit	Default
<b>D</b>	Diameter of upper via hole	Meter	1e-3
<b>DG</b>	Diameter of lower via hole	Meter	D

### Netlist Example

```
A21 Port1 net_31 D=0.001 COMPONENT=viahole SUBSTRATE=SL1
```


where SL1, the selected layout technology or substrate type, has a definition such as:


```
.SUB SL1 SL( B=0.001524 Er=4.400000000000000
+ TAND=0.02000000000000000 MET1=1.72413793103448
+ T1=1.7145e-005 RGH=0mil)
```

### Notes

1. **[All substrates]** If metallization is not specified in the referenced substrate definition, the via element behaves as an inductance only.

## Via Pad





### Netlist Format

A via pad instance has the following netlist format:

```
Axxx n1 [n2 n3 n4] [D=val] [DG=val] [W=val] COMPONENT=viapad
```

```
SUBSTRATE=substrate_name
```

$n1$  through  $n4$  are the names of the nodes attached to the via pad. Any nodes not specified are modeled as open stubs. A fifth node is connected to ground, and is not shown in the syntax. The entry **COMPONENT=viapad** identifies the element as a via pad.

The entry **SUBSTRATE=***substrate\_name* identifies the Stripline substrate model name selected for the design (see ["Selecting a Stripline Substrate"](#) on page 35-63). See the ["Stripline Substrate Model"](#) on page 35-66 for information on this substrate type.

**Table 15: Via Through Hole Instance Parameters**

Parameter	Description	Unit	Default
<b>D</b>	Diameter of upper via hole	Meter	0.5e-3
<b>DG</b>	Diameter of lower via hole	Meter	D
<b>W</b>	Width and length of square pad	Meter	1e-3

### Netlist Example

```
A23 Port1 Port2 Port3 Port4 D=0.0005 W=0.001
+ COMPONENT=viapad SUBSTRATE=SL1
```



where SL1, the selected layout technology or substrate type, has a definition such as:

```
.SUB SL1 SL( B=0.001524 Er=4.400000000000000
+ TAND=0.020000000000000000 MET1=1.72413793103448
+ T1=1.7145e-005 RGH=0mil)
```


### Notes

1. **[All substrates]** The pad is connected through a via to a ground.
2. **[All substrates]** The pad is square.
3. **[All substrates]** Unconnected nodes are considered to be open.
4. **[All substrates]** Transitions to connected transmission lines are not included in this model.

### Via Pad with Reference



### Cross Section



Stripline Elements 35-12

## Netlist Format

A via pad instance has the following netlist format:

```
Axxx n1 [n2 n3 n4 n5] [D=val] [DG=val] [W= val]
```

```
COMPONENT=viapad SUBSTRATE=substrate_name
```

$n1$  through  $n5$  are the names of the nodes attached to the via pad. Any nodes not specified are modeled as open stubs. The entry **COMPONENT=viapad** identifies the element as a via pad.

The entry **SUBSTRATE=substrate\_name** identifies the Stripline substrate model name selected for the design (see ["Selecting a Stripline Substrate"](#) on page 35-63). See the ["Stripline Substrate Model"](#) on page 35-66 for information on this substrate type.

**Table 16: Via Through Holewith Reference,  
Instance Parameters**

Parameter	Description	Unit	Default
<b>D</b>	Diameter of upper via hole	Meter	0.5e-3
<b>DG</b>	Diameter of lower via hole	Meter	D
<b>W</b>	Width and length of square pad	Meter	1e-3

## Netlist Example

```
A24 Port1 Port2 Port3 Port4 net_49 D=0.0005 W=0.001
+ COMPONENT=viapad SUBSTRATE=SL1
```


where SL1, the selected layout technology or substrate type, has a definition such as:

```
.SUB SL1 SL( B=0.001524 Er=4.400000000000000
+ TAND=0.02000000000000000 MET1=1.72413793103448
+ T1=1.7145e-005 RGH=0mil)
```

## Notes

1. **[All substrates]** The pad is connected through a via to a ground.
2. **[All substrates]** The pad is square.
3. **[All substrates]** Unconnected nodes are considered to be open.
4. **[All substrates]** Transitions to connected transmission lines are not included in this model.

## Bend, Unmitered



### Netlist Form

```
Axxxx n1 n2 W1=val W2=val [NSUM=val]
```

```
COMPONENT=unmitered_bend SUBSTRATE=substrate_name
```

*n1* and *n2* are the names of the nodes attached to the unmitered bend. The entry **COMPONENT=unmitered\_bend** identifies the element as an unmitered bend.

The entry **SUBSTRATE=substrate\_name** identifies the Stripline substrate model name selected for the design (see ["Selecting a Stripline Substrate"](#) on page 35-63). See the ["Stripline Substrate Model"](#) on page 35-66 for information on this substrate type.

**Table 17: Unmitered Bend Instance Parameters**

Parameter	Description	Unit	Default
<b>W1</b>	Width of line 1	Meter	0.001
<b>W2</b>	Width of line 2	Meter	0.001
<b>NSUM</b>	Number of modes considered in the field expansion	None	3

### Netlist Example

```
A23 Port1 Port2 W1=3e-4 W2=5e-3 NSUM=3
+ COMPONENT=unmitered_bend SUBSTRATE=SL1
```

where SL1, the selected layout technology or substrate type, has a definition such as:

```
.SUB SL1 SL( B=0.001524 Er=4.400000000000000
+ TAND=0.020000000000000000 MET1=1.72413793103448
+ T1=1.7145e-005 RGH=0mil)
```




## Notes

1. **[All substrates]** This element refers to a right angle bend, where the two intersecting lines can be defined with different widths. The outer corner of the bend is not mitered.
2. **[All substrates]** Reference planes coincide with the inside vertex of the corner.

## References

1. Wolff, G. Kompa, and R. Mehran, "Calculation method for microstrip discontinuities and T-junctions," Electron. Lett., Vol. 8, 1972, pp. 177-179.
2. G. Kompa, and R. Mehran, "Planar waveguide model for calculating microstrip components," Electron. Lett., Vol. 11, 1975, pp. 459-460.
3. T. Okoshi, Planar Circuits for Microwaves and Lightwaves, Springer-Verlag, Berlin, New York, 1983.

## Bend, Mitered



## Netlist Form

```
Axxxx n1 n2 W1=val W2=val [NSUM=val]
```

```
COMPONENT=mitered_bend SUBSTRATE=substrate_name
```

*n1* and *n2* are the names of the nodes attached to the mitered bend. The entry **COMPONENT=mitered\_bend** identifies the element as a mitered bend.

The entry **SUBSTRATE=substrate\_name** identifies the Stripline substrate model name selected for the design (see ["Selecting a Stripline Substrate"](#) on page 35-63). See the ["Stripline Substrate Model"](#) on page 35-66 for information on this substrate type.

**Table 18: Mitered Bend Instance Parameters**

Parameter	Description	Unit	Default
<b>W1</b>	Width of line 1	Meter	0.001
<b>W2</b>	Width of line 2	Meter	0.001
<b>NSUM</b>	Number of modes considered in the field expansion	None	3

**Netlist Example**

```
A23 Port1 Port2 w1=3e-4 w2=5e-3
+ COMPONENT=mitered_bend SUBSTRATE=SL1
```

where SL1, the selected layout technology or substrate type, has a definition such as:

```
.SUB SL1 SL( B=0.001524 Er=4.400000000000000
+ TAND=0.02000000000000000 MET1=1.72413793103448
+ T1=1.7145e-005 RGH=0mil)
```


**Notes**

1. **[All substrates]** This element corresponds to the case where the outer corner of the right-angle bend is mitered at an angle, such that the edges of the cut are on the intersection of the reference planes and the outer edges of the bend. In the case  $W1=W2$ , the angle of the cut is  $45^\circ$  and the miter ratio is 0.5.
2. **[All substrates]** Reference planes coincide with the inside vertex of the corner.

**References**

1. Wolff, G. Kompas, and R. Mehran, "Calculation method for microstrip discontinuities and T-junctions," *Electron. Lett.*, Vol. 8, 1972, pp. 177-179.
2. G. Kompas, and R. Mehran, "Planar waveguide model for calculating microstrip components," *Electron. Lett.*, Vol. 11, 1975, pp. 459-460.
3. T. Okoshi, *Planar Circuits for Microwaves and Lightwaves*, Springer-Verlag, Berlin, New York, 1983.

**Bend, Optimally Mitered**



### Netlist Form

```
Axxxx n1 n2 W1=val COMPONENT=optimally_mitered_bend
SUBSTRATE=substrate_name
```

$n1$  and  $n2$  are the names of the nodes attached to the mitered bend. The entry **COMPONENT=optimally\_mitered\_bend** identifies the element as a mitered bend.

The entry **SUBSTRATE=** *substrate\_name* identifies the Stripline substrate model name selected for the design (see ["Selecting a Stripline Substrate"](#) on page 35-63). See the ["Stripline Substrate Model"](#) on page 35-66 for information on this substrate type.

**Table 19: Mitered Bend Instance Parameters**

Parameter	Description	Unit	Default
<b>W</b>	Width of line	Meter	0.001

### Netlist Example

```
A23 Port1 Port2 Wl=3e-4
+ COMPONENT=optimally_mitered_bend SUBSTRATE=SL1
```

where SL1, the selected layout technology or substrate type, has a definition such as:


```
.SUB SL1 SL( B=0.001524 Er=4.400000000000000
+ TAND=0.02000000000000000 MET1=1.72413793103448
+ T1=1.7145e-005 RGH=0mil)
```

### Notes

1. **[All substrates]** Conditions for accurate results: Frequency  $\leq 18$  GHz,  $2.2 \leq \epsilon_r \leq 25$ ,  $W/H \geq 0.25$
2. **[All substrates]** The miter is  $45^\circ$  and the length  $W_c$  is given by

$$\frac{W_c}{W} = 2\sqrt{2} \times \left( 0.52 + 0.65 \times e^{\frac{-135W}{W}} \right)$$

## Bend, Radial



### Netlist Form

```
Axxxx n1 n2 W1=val R=val [ANG=val]
```

```
COMPONENT=radial_bend SUBSTRATE=substrate_name
```

*n1* and *n2* are the names of the nodes attached to the radial bend. The entry

**COMPONENT=radial\_bend** identifies the element as a radial bend.

The entry **SUBSTRATE=substrate\_name** identifies the Stripline substrate model name selected for the design (see ["Selecting a Stripline Substrate"](#) on page 35-63). See the ["Stripline Substrate Model"](#) on page 35-66 for information on this substrate type.

**Table 20: Radial Bend Instance Parameters**

Parameter	Description	Unit	Default
<b>W</b>	Width of line	Meter	0.001
<b>R</b>	Inner radius of bend	Meter	1e-20
<b>ANG</b>	Angle of bend	Degree	90

### Netlist Example

```
A23 Port1 Port2 W=1e-3 R=1e-6 ANG=75
+ COMPONENT=radial_bend SUBSTRATE=SL1
```

where SL1, the selected layout technology or substrate type, has a definition such as:

```
.SUB SL1 SL( B=0.001524 Er=4.400000000000000
+ TAND=0.02000000000000000 MET1=1.72413793103448
+ T1=1.7145e-005 RGH=0mil)
```


### Notes

1. **[All substrates]** This element corresponds to the case where the outer corner of the right-angle bend is mitered at an angle, such that the edges of the cut are on the intersection of the reference planes and the outer edges of the bend. In the case  $W1=W2$ , the angle of the cut is  $45^\circ$  and the miter ratio is 0.5.
2. **[All substrates]** Reference planes coincide with the inside vertex of the corner.

### References

1. Wolff, G. Kompas, and R. Mehran, "Calculation method for microstrip discontinuities and T-junctions," *Electron. Lett.*, Vol. 8, 1972, pp. 177-179.
2. G. Kompas, and R. Mehran, "Planar waveguide model for calculating microstrip components," *Electron. Lett.*, Vol. 11, 1975, pp. 459-460.
3. T. Okoshi, *Planar Circuits for Microwaves and Lightwaves*, Springer-Verlag, Berlin, New York, 1983.

## Coupled Bend



**NOTE: There is no netlist form for this component. It is available for Planar EM simulation only.**

$n1$  and  $n2$  are the names of the input nodes attached to the coupled bend.  $n3$  and  $n4$  are the output nodes.



Table 21: Coupled Bend Instance Parameters

Parameter	Description	Unit	Default
<b>W</b>	Conductor width	Meter	0.001
<b>M</b>	Mitre ratio ( <b>a / b</b> in the reference diagram)	None	1
<b>S</b>	Conductor spacing	Meter	0.001
<b>L1</b>	Shift in reference plane 1	Meter	0
<b>L2</b>	Shift in reference plane 2	Meter	0

### Notes

1. This model is available for Planar EM simulation only.
2. The default reference plane is typically coincident with the opposing transmission line edge, but is extended if the miter ratio moves the outside edge further out. The reference plane is shifted even further through the use of the L1 and L2 parameters.
3. If a substrate is not defined for the component, the Layout stackup or Footprint stackup may be used.

## Coupled Lines, Open Ends



## Netlist Form

A multiple coupled line, physical length instance has the following netlist syntax:

```
Axxx n1 n2 W=width P=length S=spacing
```

```
COMPONENT=mcpl0 SUBSTRATE=substrate_name
```

$n1$  and  $n2$  are the input and output nodes. The entry **COMPONENT=mcpl0** identifies the element as a coupled line, open ends.

The entry **SUBSTRATE=substrate\_name** identifies the Stripline substrate model name selected for the design (see ["Selecting a Stripline Substrate"](#) on page 35-63). See the ["Stripline Substrate Model"](#) on page 35-66 for information on this substrate type.

**Table 22: Multiple Coupled Line, Physical Length, Instance Parameters**

Parameter	Description	Units	Default
<b>P</b>	Physical length	Meter	1e-2
<b>S</b>	Spacing between conductors (NL>1)	Meter	1e-3
<b>W</b>	Conductor width	Meter	1e-3

## Netlist Example

```
A3 Port1 Port2 W=3.2004e-004 P=1 S=4.5720e-004
+ COMPONENT=MCPL0 SUBSTRATE=SL1
```

where SL1, the selected layout technology or substrate type, has a definition such as:



```
.SUB SL1 SL( B=0.001524 Er=4.400000000000000
+ TAND=0.02000000000000000 MET1=1.72413793103448
+ T1=1.7145e-005 RGH=0mil)
```

## Notes

1. **[Stripline]** This model includes the even and odd mode equivalent fringing lengths at the open ends. If  $P=0$ , only the end extension effect is considered.

## Multi-Coupled Lines, Physical Length





### Netlist Form

A multiple coupled line, physical length instance has the following netlist syntax:

```
Axxx in1 [...inNL] refin out1 [...outNL] refout
```

```
NL=NumberofLines [W=width] [P=length] [SP=spacing]
```

```
COMPONENT=MCPL SUBSTRATE=substrate_name
```

*in1* through *inNL* are the names of the input nodes. *out1* through *outNL* are the corresponding output nodes. *refin* and *refout* are the input and output reference nodes. The entry **COMPONENT=MCPL** identifies the element as a multiple coupled line.

The entry **SUBSTRATE=substrate\_name** identifies the Stripline substrate model name selected for the design (see ["Selecting a Stripline Substrate"](#) on page 35-63). See the ["Stripline Substrate Model"](#) on page 35-66 for information on this substrate type.

**Table 23: Multiple Coupled Line, Physical Length, Instance Parameters**

Parameter	Description	Units	Default
NL	Number of signal lines	None	1
P	Physical length	Meter	1e-2
SP	Spacing between conductors (NL>1)	Meter	1e-3
W	Conductor width	Meter	1e-3

**Netlist Example**

```
A3 Port1 Port2 0 net_1911 net_1911 0
+ W=3.2004e-004 P=1 nl=2 sp=4.5720e-004
+ COMPONENT=MCPL SUBSTRATE=SL1
```


where SL1, the selected layout technology or substrate type, has a definition such as:


```
.SUB SL1 SL( B=0.001524 Er=4.4000000000000000
+ TAND=0.020000000000000000 MET1=1.72413793103448
+ T1=1.7145e-005)
```

**Notes**

1. Surface roughness in the substrate definition is not supported in the MCPL implementation.

**Multi-Coupled Lines, Electrical Length**





### Netlist Form

A multiple coupled line, electrical length instance has the following netlist syntax:

```
Axxx in1 [...inNL] out1 [...outNL]
```

**NL**=NumberofLines

[**W**=width] [**SP**=spacing] [**E**=length] [**F**=freq]

**COMPONENT**=MCPL **SUBSTRATE**=substrate\_name

*in1* through *inNL* are the names of the input nodes. *out1* through *outNL* are the corresponding output nodes. The entry **COMPONENT**=MCPL identifies the element as a multiple coupled line.

The entry **SUBSTRATE**=*substrate\_name* identifies the Stripline substrate model name selected for the design (see ["Selecting a Stripline Substrate"](#) on page 35-63). See the [Stripline \(SL\) Substrate](#) for information on this substrate type.

**Table 24: Multiple Coupled Line, Electrical Length Instance Parameters**

Parameter	Description	Units	Default
<b>E</b>	Electrical length	Degree	45.0
<b>F</b>	Reference frequency for electrical length	Hertz	1e9
<b>NL</b>	Number of signal lines	None	1
<b>SP</b>	Spacing between conductors (NL>1)	Meter	1e-3
<b>W</b>	Conductor width	Meter	1e-3

### Netlist Example

```
A3 Port1 Port2 net_1911 net_1911
+ W=3.2004e-004 NL=2 sp=4.5720e-004 E=45 F=1e9
+ COMPONENT=MCPL SUBSTRATE=SL1
```


where SL1, the selected layout technology or substrate type, has a definition such as:


```
.SUB SL1 SL( B=0.001524 Er=4.400000000000000
+ TAND=0.02000000000000000 MET1=1.72413793103448
+ T1=1.7145e-005)
```

### Notes

1. Surface roughness in the substrate definition is not supported in the MCPL implementation.

## Multi-Coupled Lines, Asymmetric





### Netlist Form

An asymmetric multiple coupled line, physical length instance has the following netlist syntax:

```
Axxx in1 [...inNL] out1 [...outNL]
```

```
NL=NumberofLines [P=length] [W=width] [SP=spacing]
```

```
COMPONENT=s1_mcp1_a SUBSTRATE=substrate_name
```

*in1* through *inNL* are the names of the input nodes. *out1* through *outNL* are the corresponding output nodes. The entry **COMPONENT**=s1\_mcp1\_a identifies the element as an asymmetric multiple coupled line, physical length.

The entry **SUBSTRATE**=*substrate\_name* identifies the Stripline substrate model name selected for the design (see ["Selecting a Stripline Substrate"](#) on page 35-63). See the ["Stripline Substrate Model"](#) on page 35-66 for information on this substrate type.

**Table 25: Asymmetric Multiple Coupled Line, Physical Length, Instance Parameters**

Parameter	Description	Units	Default
<b>NL</b>	Number of signal lines	None	None
<b>P</b>	Physical length	Meter	1e-3
<b>W1, W2, ...</b>	Conductor widths	Meter	1e-3

<b>S1, S2, ...</b>	Spacing between conductors (S1 = spacing between 1 and 2, etc.)	Meter	1e-3
--------------------	---	-------	------

### Netlist Example (3 Conductors)

```
A3 Port1 Port2 Port 3 Port 4 Port 5 Port 6 NL=3
+ P=15mm W1=0.75mm S1=0.4mm W2=1.3mm S2=0.6mm W3=1.1mm
+ COMPONENT=s1_mcpl_a SUBSTRATE=SL1
```


where SL1, the selected layout technology or substrate type, has a definition such as:

```
.SUB SL1 SL( B=0.001524 Er=4.400000000000000
+ TAND=0.02000000000000000 MET1=1.72413793103448
+ T1=1.7145e-005)
```


### Notes

1. Surface roughness in the substrate definition is not supported in the MCPL implementation.
2. The asymmetric MCPL elements use the data on the SUBSTRATE definition, but internally the data is converted to W-element FIELD SOLVER format for solution.

## Multi-Coupled Lines, Differential Pairs, Field Solver



Diagrams show the N=4 component (two differential pairs)



A multicoupled line, two differential pairs, field solver instance has the following netlist syntax:

```

Wxxx n1 n2 n3 n4 0 n5 n6 n7 n8 0   N=4 [L=length]   FSmodel=modelname

.MATERIAL conductor METAL CONDUCTIVITY=conductivity

.MATERIAL dielectric DIELECTRIC ER=er LOSSTANGENT=losstangent

.SHAPE RECT1 RECTANGLE WIDTH=w HEIGHT=t1 // Conductors
.LAYERSTACK stripline
+ LAYER=(cond1, t2) // Ground plane
+ LAYER=(dielectric, B)
+ LAYER=(cond1, t2)
.MODEL modelname W MODELTYPE=Fieldsolver
+ LAYERSTACK=stripline
+ CONDUCTOR=(SHAPE=RECT1, ORIGIN=(0, 't2 + B*0.5')
+ MATERIAL=conductor, TYPE=SIGNAL)
+ CONDUCTOR=(SHAPE=RECT1, ORIGIN=('w+gap', 't2 + B*0.5')
+ MATERIAL=conductor, TYPE=REFERENCE)
+ CONDUCTOR=(SHAPE=RECT1, ORIGIN=('2w+gap', 't2 + B*0.5')
+ MATERIAL=conductor, TYPE=SIGNAL)
+ CONDUCTOR=(SHAPE=RECT3, ORIGIN=('3w+2gap+sep', 't2 + B*0.5')
+ MATERIAL=conductor, TYPE=REFERENCE)

```

*n1, n2, n3, and n4* are the names of the input nodes. *n5, n6, n7, and n8* are the corresponding output nodes. The entry **N=4** shows that this is a 4-conductor, 2-pair differential line.

The entry **FSmodel=***modelname* identifies the field solver stripline model.

**Table 169: Multicoupled Line, Differential Pairs, Field Solver Instance Parameters**

Parameter	Description	Units	Default
<b>L</b>	Physical length	Meter	1e-3
<b>N</b>	Number of lines	None	None
<b>conductor</b>	Conductor material	None	cond1
<b>conductivity</b>	Conductivity of conductor material		57.6e6
<b>dielectric</b>	Dielectric material	None	diel1
<b>B</b>	Thickness of dielectric layer	Meter	1e-3
<b>er</b>	Dielectric constant		2.2
<b>losstangent</b>	Dielectric loss tangent		0
<b>w</b>	Width of conductor	Meter	1e-3

<b>gap</b>	Gap width between differential lines	Meter	1e-3
<b>sep</b>	Separation between pairs of lines	Meter	5e-3
<b>T1</b>	Thickness of conductors	Meter	0.001
<b>T2</b>	Thickness of ground planes	Meter	0.001

**Note:** The default values for the differential coupled lines are the ones assigned when placing a component on the Component library in a schematic. There are NO defaults for netlist designs; all values must be specified.

### Netlist Example

```



W3 Port1 Port2 0 net_1911 net_2 0 N=2 L=0.002 FSmodel=BCL1

.MATERIAL copper METAL CONDUCTIVITY=5.8e7
.MATERIAL dielectric DIELECTRIC ER=4.4 LOSSTANGENT=0.02
.SHAPE RECT1 RECTANGLE WIDTH=.002 HEIGHT=.001 // Conductors
.LAYERSTACK STACK1
+ LAYER=(PEC, .003) // Bottom ground
+ LAYER=(dielectric, .01)
+ LAYER=(AIR, .03)
.MODEL MSFS1 W MODELTYPE=Fieldsolver
+ LAYERSTACK=STACK1
+ CONDUCTOR=(SHAPE=RECT1, ORIGIN=(0, '.003+.01*0.5'))
+ MATERIAL=conductor, TYPE=SIGNAL)
+ CONDUCTOR=(SHAPE=RECT1, ORIGIN=('.002+.004', '.003+.01*0.5'))
+ MATERIAL=conductor, TYPE=SIGNAL)
+ CONDUCTOR=(SHAPE=RECT1, ORIGIN=('2*.002+.004', '.003+.01*0.5'))
+ MATERIAL=conductor, TYPE=SIGNAL)
+ CONDUCTOR=(SHAPE=RECT1, ORIGIN=('3*.002+2*.004', '.001+.01*0.5'))
+ MATERIAL=conductor, TYPE=SIGNAL)

```

## Branch Line Coupler





### Netlist Format

A branch line coupler instance has the following netlist format:

```
ASLCOUPBxxx n1 n2 n3 n4 W1=val W2=val W3=val W4=val W5=val
L1=val L2=val L3=val COMPONENT=branch_coupler
SUBSTRATE=substrate_name
```

$n1$ ,  $n2$ ,  $n3$ , and  $n4$  are the names of the nodes attached to the coupler. The entry **COMPONENT=branch\_coupler** identifies the element.

The entry **SUBSTRATE=substrate\_name** identifies the Stripline substrate model name selected for the design (see ["Selecting a Stripline Substrate"](#) on page 35-63). See the ["Stripline Substrate Model"](#) on page 35-66 for information on this substrate type.

**Table 26: Branch Line Coupler Instance Parameters**

Parameter	Description	Unit	Default
<b>W1</b>	Width of lines connected to nodes $n1$ and $n4$	Meter	0.5e-3

<b>W2</b>	Width of lines connected to nodes n2 and n3	Meter	0.5e-3
<b>W3</b>	Width of line from n1 to n4	Meter	0.5e-3
<b>W4</b>	Width of line from n1 to n2 Width of line from n3 to n4	Meter	0.5e-3
<b>W5</b>	Width of line from n2 to n3	Meter	0.5e-3
<b>L1</b>	Length along center line of W4	Meter	2e-3
<b>L2</b>	Half length along center line of W3	Meter	2e-3
<b>L3</b>	Half length along center line of W5	Meter	0


### Netlist Example


```
ASLCOUPB1 net1 Port2 net3 Port4 W1=1e-3 W2=.2e-3 W3=.7e-3
+ W4=.4e-3 L1=1.8e-3 L2=1.5e-3 L3=1.5e-3
+ COMPONENT=branch_coupler SUBSTRATE=SL1
```

where SL1, the selected layout technology or substrate type, has a definition such as:

```
.SUB SL1 SL( B=0.001524 Er=4.400000000000000
+ TAND=0.020000000000000000 MET1=1.72413793103448
+ T1=1.7145e-005 RGH=0mil)
```

### Ring Coupler





### Netlist Format

A ring coupler instance has the following netlist format:

```
ASLCOUPRxxx n1 n2 n3 n4 W1=val W2=val W3=val W4=val W5=val
L1=val L2=val L3=val COMPONENT=ring_coupler
SUBSTRATE=substrate_name
```

$n1$ ,  $n2$ ,  $n3$ , and  $n4$  are the names of the nodes attached to the coupler. The entry **COMPONENT=ring\_coupler** identifies the element.

The entry **SUBSTRATE=substrate\_name** identifies the Stripline substrate model name selected for the design (see ["Selecting a Stripline Substrate"](#) on page 35-63). See the ["Stripline Substrate Model"](#) on page 35-66 for information on this substrate type.

**Table 27: Ring Coupler Instance Parameters**

Parameter	Description	Unit	Default
<b>W1</b>	Width of lines connected to nodes $n1$ and $n4$	Meter	0.5e-3
<b>W2</b>	Width of lines connected to nodes $n2$ and $n3$	Meter	0.5e-3
<b>W3</b>	Width of line from $n1$ to $n4$	Meter	0.5e-3
<b>W4</b>	Width of line from $n1$ to $n2$ Width of line from $n3$ to $n4$	Meter	0.5e-3

<b>W5</b>	Width of line from n2 to n3	Meter	0.5e-3
<b>L1</b>	Length along center line of W4	Meter	2e-3
<b>L2</b>	Half length along center line of W3	Meter	2e-3
<b>L3</b>	Half length along center line of W5	Meter	0


### Netlist Example

```
ASLCOUPR1 net1 Port2 net3 Port4 W1=1e-3 W2=.2e-3 W3=.7e-3
+ W4=.4e-3 L1=1.8e-3 L2=1.5e-3 L3=1.5e-3
+ COMPONENT=ring_coupler SUBSTRATE=SL1
```

where SL1, the selected layout technology or substrate type, has a definition such as:

```
.SUB SL1 SL( B=0.001524 Er=4.400000000000000
+ TAND=0.02000000000000000 MET1=1.72413793103448
+ T1=1.7145e-005 RGH=0mil)
```

## Cross Junction



### Netlist Format

A cross instance has the following netlist format:

```
Axxx n1 n2 n3 n4 W1=val W2=val W3=val W4=val [NSUM=val]
```

```
COMPONENT=cross SUBSTRATE=substrate_name
```

*n1*, *n2*, *n3*, and *n4* are the names of the nodes attached to the cross. The entry **COMPONENT=cross** identifies the element as a cross.

The entry **SUBSTRATE=***substrate\_name* identifies the Stripline substrate model name selected for the design (see ["Selecting a Stripline Substrate"](#) on page 35-63). See the ["Stripline Substrate Model"](#) on page 35-66 for information on this substrate type.

**Table 28: Cross Instance Parameters**

Parameter	Description	Unit	Default
<b>W1</b>	Width of line connected to node n1	Meter	1e-3
<b>W2</b>	Width of line connected to node n2	Meter	1e-3
<b>W3</b>	Width of line connected to node n3	Meter	1e-3
<b>W4</b>	Width of line connected to node n4	Meter	1e-3
<b>NSUM</b>	Number of modes considered in the field expansion	None	4

### Netlist Example

```
Across1 Port1 Port2 Port3 Port4 W1=1e-3 W2=2e-3 W3=3e-3 W4=4e-3
+ COMPONENT=cross SUBSTRATE=SL1
```


where SL1, the selected layout technology or substrate type, has a definition such as:

```
.SUB SL1 SL( B=0.001524 Er=4.4000000000000000
+ TAND=0.020000000000000000 MET1=1.72413793103448
+ T1=1.7145e-005 RGH=0mil)
```

### Notes

1. **[All substrates]** The angle between intersecting lines is 90°.
2. **[All substrates]** Increasing NSUM improves the accuracy but increases the analysis time.

## Gap, Symmetric



## Netlist Format

A symmetric gap instance has the following netlist syntax:

```
Axxx n1 n2 W=val G=val COMPONENT=symmetric_gap SUBSTRATE=substrate_
name
```

$n1$  and  $n2$  are the names of the nodes attached to the symmetric gap. The entry **COMPONENT=symmetric\_gap** identifies the element as a symmetric gap.

The entry **SUBSTRATE=substrate\_name** identifies the Stripline substrate model name selected for the design (see ["Selecting a Stripline Substrate"](#) on page 35-63). See the ["Stripline Substrate Model"](#) on page 35-66 for information on this substrate type.

**Table 29: Symmetric Gap Instance Parameters**

Parameter	Description	Units	Default
<b>W</b>	Line width	Meter	1e-3
<b>G</b>	Gap spacing	Meter	1e-4

## Netlist Example

```
A23 Port1 Port2 W=5e-3 G=3e-4
+ COMPONENT=symmetric_gap SUBSTRATE=SL1
```

where SL1, the selected layout technology or substrate type, has a definition such as:


```
.SUB SL1 SL( B=0.001524 Er=4.400000000000000
+ TAND=0.02000000000000000 MET1=1.72413793103448
+ T1=1.7145e-005 RGH=0mil)
```

## Notes

1. **[Stripline]** The substrate definition should satisfy the following conditions:  
 $G/B \leq 100$ ,  
 $B/\lambda_g < 1.0$ , where  $B$  is the distance between the ground planes and  $\lambda_g$  is the guide wavelength.

## Gap, Asymmetric





## Netlist Format

An asymmetric gap instance has the following netlist syntax:

```
Axxx n1 n2 W=val W2=val G=val COMPONENT=asymmetric_gap
SUBSTRATE=substrate_name
```

*n1* and *n2* are the names of the nodes attached to the asymmetric gap. The entry **COMPONENT=asymmetric\_gap** identifies the element as an asymmetric gap.

The entry **SUBSTRATE=substrate\_name** identifies the Stripline substrate model name selected for the design (see ["Selecting a Stripline Substrate"](#) on page 35-63). See the ["Stripline Substrate Model"](#) on page 35-66 for information on this substrate type.

**Table 30: Asymmetric Gap Instance Parameters**

Parameter	Description	Units	Default
<b>W1</b>	Line width of the conductor at node 1	Meter	1e-3
<b>W2</b>	Line width of the conductor at node 2	Meter	1e-3
<b>G</b>	Gap spacing	Meter	1e-4


## Netlist Example

```
A23 Port1 Port2 W1=5e-3 W2=7e-3 G=3e-4
+ COMPONENT=asymmetric_gap SUBSTRATE=SL1
```

where SL1, the selected layout technology or substrate type, has a definition such as:

```
.SUB SL1 SL( B=0.001524 Er=4.400000000000000
+ TAND=0.02000000000000000 MET1=1.72413793103448
+ T1=1.7145e-005 RGH=0mil)
```

## Open End Effect



### Netlist Form

An open end effect instance has the following netlist syntax:

```
Axxx n1 W=val [OPEN=POS|NEG] COMPONENT=open_end SUBSTRATE=substrate_name
```

*n1* is the name of the node attached to the open end effect. The entry **COMPONENT=open\_end** identifies the element as an open end effect.

The entry **SUBSTRATE=substrate\_name** identifies the Stripline substrate model name selected for the design (see ["Selecting a Stripline Substrate"](#) on page 35-63). See the ["Stripline Substrate Model"](#) on page 35-66 for information on this substrate type.

**Table 31: Open End Effect Instance Parameters**

Parameter	Description	Units	Default
<b>W</b>	Line width	Meter	1e-3
<b>OPEN</b>	POS means a positive open-end effect is applied NEG means a negative open-end effect is applied (used for de-embedding)	None	POS

### Netlist Example

```
A12 1 2 W=.0025 COMPONENT=open_end SUBSTRATE=SL1
```

where SL1, the selected layout technology or substrate type, has a definition such as:

```
.SUB SL1 SL( B=0.001524 Er=4.4000000000000000
+ TAND=0.020000000000000000 MET1=1.72413793103448
+ T1=1.7145e-005 RGH=0mil)
```

### Notes

1. **[All substrates]** The transmission line is extended by a  $\Delta L$  length, which is a function of the dielectric constant, frequency, and physical dimensions of the line. If the OPEN



parameter is set to NEG, a negative effect is applied. This holds true for the length extension  $\Delta L$ , and the associated dielectric losses.


2. [**Stripline**] For maximum accuracy (where B is the ground-to-ground distance and  $E_R$  is the dielectric constant of the substrate):

$$F[\text{GHz}] < 708/B[\text{MILS}]$$

$$E_R \leq 50$$

$$0.01 \leq W/B \leq 100$$

## Open Stub, Physical Length



### Netlist Form

An instance of an open stub with physical length has the following netlist syntax:

```
Axxx n1 W=val P=val COMPONENT=open_stub SUBSTRATE=substrate_name
```

*n1* is the name of the node attached to the open stub. The entry **COMPONENT=open\_stub** identifies the element as an open stub with physical length.

The entry **SUBSTRATE=substrate\_name** identifies the Stripline substrate model name selected for the design (see ["Selecting a Stripline Substrate"](#) on page 35-63). See the ["Stripline Substrate Model"](#) on page 35-66 for information on this substrate type.

**Table 32: Open Stub with Physical Length, Instance Parameters**

Parameter	Description	Units	Default
<b>W</b>	Line width	Meter	1e-3
<b>P</b>	Physical length	Meter	10e-3

### Netlist Example

```
A44 Port1 W=0.001 P=10e-3 COMPONENT=open_stub SUBSTRATE=SL1
```


where SL1, the selected layout technology or substrate type, has a definition such as:

```
.SUB SL1 SL( B=0.001524 Er=4.400000000000000
+ TAND=0.02000000000000000 MET1=1.72413793103448
+ T1=1.7145e-005 RGH=0mil)
```

**Notes**

1. **[All substrates]** The physical model using physical length includes the open end length correction.
2. **[All substrates]** The open stub model is equivalent to a transmission line model followed by an open model. This is also true in the case of negative length specifications, which are used for de-embedding purposes. Note that in the latter case, the open stub model is equivalent to the transmission line model with a negative length terminated by an open.

**Open Stub, Physical Length with Reference**



**Netlist Form**

An instance of an open stub, physical length with reference node has the following netlist syntax:

**Axxx** *n1 n2* **W=***val* **P=***val* **COMPONENT=***open\_stub* **SUBSTRATE=***substrate\_name*

*n1* is the name of the node attached to the open stub. *n2* is the name of the reference node. The entry **COMPONENT=***open\_stub* identifies the element as an open stub, physical length with or without a reference node.

The entry **SUBSTRATE=***substrate\_name* identifies the Stripline substrate model name selected for the design (see ["Selecting a Stripline Substrate"](#) on page 35-63). See the ["Stripline Substrate Model"](#) on page 35-66 for information on this substrate type.

**Table 33: Open Stub, Physical Length with Reference, Instance Parameters**

Parameter	Description	Units	Default
<b>W</b>	Line width	Meter	1e-3
<b>P</b>	Physical length	Meter	10e-3

### Netlist Example

```
A44 Port1 Port3 W=0.001 P=10e-3
+ COMPONENT=open_stub SUBSTRATE=SL1
```


where SL1, the selected layout technology or substrate type, has a definition such as:


```
.SUB SL1 SL( B=0.001524 Er=4.400000000000000
+ TAND=0.02000000000000000 MET1=1.72413793103448
+ T1=1.7145e-005 RGH=0mil)
```

### Notes

1. **[All substrates]** The physical model using physical length includes the open end length correction.
2. **[All substrates]** The open stub model is equivalent to a transmission line model followed by an open model. This is also true in the case of negative length specifications, which are used for deembedding purposes. Note that in the latter case, the open stub model is equivalent to the transmission line model with a negative length terminated by an open.

## Open Stub, Electrical Length





### Netlist Format

An instance of an open stub with electrical length has the following netlist syntax:

```
Axxx n1 W=val E=val F=val COMPONENT=open_stub_e SUBSTRATE=substrate_name
```

*n1* is the name of the node attached to the open stub. A reference node of ground (node 0) is automatically supplied, and is not shown in the netlist. The entry **COMPONENT=open\_stub\_e** identifies the element as an open stub with electrical length.

The entry **SUBSTRATE=substrate\_name** identifies the Stripline substrate model name selected for the design (see ["Selecting a Stripline Substrate"](#) on page 35-63). See the ["Stripline Substrate Model"](#) on page 35-66 for information on this substrate type.

**Table 34: Open Stub with Electrical Length, Instance Parameters**

Parameter	Description	Units	Default
<b>W</b>	Line width	Meter	1e-3
<b>E</b>	Electrical length	Degree	45
<b>F</b>	Reference frequency for E	Hz	1e9

### Netlist Example

```
A44 Port1 W=1.0e-3 E=45 F=1.0e9
+ COMPONENT=open_stub_e SUBSTRATE=SL1
```


where SL1, the selected layout technology or substrate type, has a definition such as:

```
.SUB SL1 SL( B=0.001524 Er=4.400000000000000
+ TAND=0.02000000000000000 MET1=1.72413793103448
+ T1=1.7145e-005 RGH=0mil)
```

## Notes

1. **[All substrates]** The open stub, electrical length model is equivalent to a transmission line model followed by an open model. This is also true in the case of negative length specifications, which are used for deembedding purposes. Note that in the latter case, the open stub model is equivalent to the transmission line model with a negative length terminated by an open.
2. **[Microstrip]** This model includes radiation effects if a cover height is not supplied (i.e., open structure.)
3. **[Microstrip]** The following limit applies (H is the thickness of the dielectric):  
 $0.01 \leq W/H \leq 100$

## Open Stub, Electrical Length with Reference



## Netlist Format

An instance of an open stub, electrical length with reference has the following netlist syntax:

```
Axxx n1 n2 W=val E=val F=val COMPONENT=open_stub_e
SUBSTRATE=substrate_name
```

$n1$  is the name of the node attached to the open stub.  $n2$  is the name of the reference node. The entry **COMPONENT=open\_stub\_e** identifies the element as an open stub, electrical length, with or without a reference node.

The entry **SUBSTRATE=substrate\_name** identifies the Stripline substrate model name selected for the design (see ["Selecting a Stripline Substrate"](#) on page 35-63). See the ["Stripline Substrate Model"](#) on page 35-66 for information on this substrate type.

**Table 35: Open Stub, Electrical Length with Reference, Instance Parameters**

Parameter	Description	Units	Default
W	Line width	Meter	1e-3
E	Electrical length	Degree	45
F	Reference frequency for E	Hz	1e9

### Netlist Example

```
A44 Port1 Port2 W=1.0e-3 E=45 F=1.0e9
+ COMPONENT=open_stub_e SUBSTRATE=SL1
```

where SL1, the selected layout technology or substrate type, has a definition such as:


```
.SUB SL1 SL( B=0.001524 Er=4.400000000000000
+ TAND=0.02000000000000000 MET1=1.72413793103448
+ T1=1.7145e-005 RGH=0mil)
```

### Notes

1. **[All substrates]** The open stub, electrical length model is equivalent to a transmission line model followed by an open model. This is also true in the case of negative length specifications, which are used for de-embedding purposes. Note that in the latter case, the open stub model is equivalent to the transmission line model with a negative length terminated by an open.

## Shorted Stub, Physical Length





### Netlist Form

An instance of a shorted stub with physical length has the following netlist syntax:

```
Axxx n1 W=val P=val COMPONENT=shorted_stub_physical
SUBSTRATE=substrate_name
```

*n1* is the name of the node attached to the shorted stub. The entry **COMPONENT=shorted\_stub\_physical** identifies the element as a shorted stub, physical length.

The entry **SUBSTRATE=substrate\_name** identifies the Stripline substrate model name selected for the design (see ["Selecting a Stripline Substrate"](#) on page 35-63). See the ["Stripline Substrate Model"](#) on page 35-66 for information on this substrate type.

**Table 36: Shorted Stub, Physical Length, Instance Parameters**

Parameter	Description	Units	Default
<b>W</b>	Line width	Meter	1e-3
<b>P</b>	Physical length	Meter	10e-3


### Netlist Example

```
A44 Port1 W=0.001 P=10e-3
+ COMPONENT=shorted_stub_physical SUBSTRATE=SL1
```

where SL1, the selected layout technology or substrate type, has a definition such as:

```
.SUB SL1 SL( B=0.001524 Er=4.400000000000000
+ TAND=0.02000000000000000 MET1=1.72413793103448
+ T1=1.7145e-005 RGH=0mil)
```

## Shorted Stub, Physical Length with Reference



### Netlist Form

An instance of a shorted stub, physical length with reference node has the following netlist syntax:

```
Axxx n1 n2 W=val P=val COMPONENT=shorted_stub_physical
SUBSTRATE=substrate_name
```

*n1* is the name of the node attached to the shorted stub. *n2* is the reference node. The entry **COMPONENT=shorted\_stub\_physical** identifies the element as a shorted stub, physical length with or without a reference node.

The entry **SUBSTRATE=substrate\_name** identifies the Stripline substrate model name selected for the design (see ["Selecting a Stripline Substrate"](#) on page 35-63). See the ["Stripline Substrate Model"](#) on page 35-66 for information on this substrate type.

**Table 37: Shorted Stub, Physical Length with Reference, Instance Parameters**

Parameter	Description	Units	Default
<b>W</b>	Line width	Meter	1e-3
<b>P</b>	Physical length	Meter	10e-3

### Netlist Example




```
A44 Port1 Port3 W=0.001 P=10e-3
+ COMPONENT=shorted_stub_physical SUBSTRATE=SL1
```

where SL1, the selected layout technology or substrate type, has a definition such as:

```
.SUB SL1 SL( B=0.001524 Er=4.400000000000000
+ TAND=0.020000000000000000 MET1=1.72413793103448
+ T1=1.7145e-005 RGH=0mil)
```

## Shorted Stub, Electrical Length



### Netlist Format

An instance of a shorted stub with electrical length has the following netlist syntax:

```
Axxx n1 W=val E=val F=val COMPONENT=shorted_stub_electrical
SUBSTRATE=substrate_name
```

*n1* is the name of the node attached to the shorted stub. A reference node of ground (node 0) is automatically supplied, and is not shown in the netlist. The entry **COMPONENT=shorted\_stub\_electrical** identifies the element as a shorted stub with electrical length.

The entry **SUBSTRATE=substrate\_name** identifies the Stripline substrate model name selected for the design (see ["Selecting a Stripline Substrate"](#) on page 35-63). See the ["Stripline Substrate Model"](#) on page 35-66 for information on this substrate type.

**Table 38: Shorted Stub with Electrical Length, Instance Parameters**

Parameter	Description	Units	Default
-----------	-------------	-------	---------

<b>W</b>	Line width	Meter	1e-3
<b>E</b>	Electrical length	Degree	45
<b>F</b>	Reference frequency for E	Hz	1e9


### Netlist Example

```
A44 Port1 W=1.0e-3 E=45 F=1.0e9
+ COMPONENT=shorted_stub_electrical SUBSTRATE=SL1
```

where SL1, the selected layout technology or substrate type, has a definition such as:

```
.SUB SL1 SL( B=0.001524 Er=4.400000000000000
+ TAND=0.020000000000000000 MET1=1.72413793103448
+ T1=1.7145e-005 RGH=0mil)
```

## Shorted Stub, Electrical Length with Reference



### Netlist Format

An instance of a shorted stub, electrical length with reference has the following netlist syntax:

```
Axxx n1 n2 W=val E=val F=val COMPONENT=shorted_stub_electrical
SUBSTRATE=substrate_name
```

$n1$  is the name of the node attached to the shorted stub.  $n2$  is the reference node. The entry **COMPONENT=shorted\_stub\_electrical** identifies the element as a shorted stub, electrical length with or without a reference node.

The entry **SUBSTRATE=substrate\_name** identifies the Stripline substrate model name selected for the design (see ["Selecting a Stripline Substrate"](#) on page 35-63). See the ["Stripline Substrate Model"](#) on page 35-66 for information on this substrate type.

**Table 39: Shorted Stub, Electrical Length with Reference, Instance Parameters**

Parameter	Description	Units	Default
<b>W</b>	Line width	Meter	1e-3
<b>E</b>	Electrical length	Degree	45
<b>F</b>	Reference frequency for E	Hz	1e9


### Netlist Example


```
A44 Port1 Port 2 W=1.0e-3 E=45 F=1.0e9
+ COMPONENT=shorted_stub_electrical SUBSTRATE=SL1
```

where SL1, the selected layout technology or substrate type, has a definition such as:

```
.SUB SL1 SL( B=0.001524 Er=4.400000000000000
+ TAND=0.02000000000000000 MET1=1.72413793103448
+ T1=1.7145e-005 RGH=0mil)
```

## Tapered Line, W Specified, with Reference





### Netlist Format

An instance of a tapered line,  $W$  specified, with reference has the following netlist syntax:

```
Axxx n1 n2 n3 n4 W1=val W2=val P=val
```

```
TAPER=LinImp|ExpImp|LinWidth|ExpWidth
```

```
COMPONENT=taper_width_specified SUBSTRATE=substrate_name
```

$n1$  and  $n2$  are the names of the nodes attached to the tapered line,  $n3$  and  $n4$  are the reference nodes. The entry **COMPONENT=taper\_width\_specified** identifies the element as a tapered line,  $W$  specified, with reference node.

The entry **SUBSTRATE=substrate\_name** identifies the Stripline substrate model name selected for the design (see ["Selecting a Stripline Substrate"](#) on page 35-63). See the ["Stripline Substrate Model"](#) on page 35-66 for information on this substrate type.

**Table 40: Tapered Line,  $W$  Specified, with Reference, Instance Parameters**

Parameter	Description	Units	Default
<b>P</b>	Physical length	Meter	1e-2
<b>W1</b>	Width of line at node 1	Meter	1e-3
<b>W2</b>	Width of line at node 2	Meter	1e-3
<b>TAPER</b>	Taper type: LinWidth—Linear Width	None	LinWidth

	ExpWidth—Exponential Width		
	LinImp—Linear Impedance		
	ExpImp—Exponential Impedance		

### Netlist Example

```
A2 Port1 Port2 W1=0.001 W2=0.003 P=0.01 TAPER=ExpWidth
```

```
+ COMPONENT=taper_width_specified SUBSTRATE=SL1
```


where SL1, the selected layout technology or substrate type, has a definition such as:

```
.SUB SL1 SL( B=0.001524 Er=4.4000000000000000
+ TAND=0.020000000000000000 MET1=1.72413793103448
+ T1=1.7145e-005 RGH=0mil)
```

### Notes

1. **[All substrates]** Node numbers can be reversed, so  $n1$  and associated width **W1** are at the wide end of the taper.
2. **[All substrates]** The Tapered Line with Reference syntax is supported in netlists only. See the next three topics for the tapered line elements available in schematics.
3. **[Stripline]** The substrate definition should satisfy the following conditions:  
 $0.01 \leq W/B \leq 100$ ,  $\max(W1, W2) \leq 0.5\lambda_g$ , where  $\lambda_g$  is the guide wavelength.

## Tapered Line, W Specified, Impedance Taper



### Netlist Format

An instance of a tapered line, W specified, impedance taper has the following netlist syntax:

`Axxx n1 n2 n3 n4 W1=val W2=val P=val TAPER=LinImp|ExpImp`

`COMPONENT=taper_width_specified SUBSTRATE=substrate_name`

*n1* and *n2* are the names of the nodes attached to the tapered line, *n3* and *n4* are the reference nodes. The entry **COMPONENT=taper\_width\_specified** identifies the element as a tapered line, *W* specified.

The entry **SUBSTRATE=substrate\_name** identifies the Stripline substrate model name selected for the design (see ["Selecting a Stripline Substrate"](#) on page 35-63). See the ["Stripline Substrate Model"](#) on page 35-66 for information on this substrate type.

**Table 41: Tapered Line, W Specified, Impedance Taper, Instance Parameters**

Parameter	Description	Units	Default
<b>P</b>	Physical length	Meter	1e-2
<b>W1</b>	Width of line at node 1	Meter	1e-3
<b>W2</b>	Width of line at node 2	Meter	1e-3
<b>TAPER</b>	Taper type: LinImp—Linear Impedance ExpImp—Exponential Impedance	None	ExpImp

### Netlist Example

```
A2 Port1 Port2 W1=0.001 W2=0.003 P=0.01 TAPER=ExpImp
+ COMPONENT=taper_width_specified SUBSTRATE=SL1
```


where SL1, the selected layout technology or substrate type, has a definition such as:

```
.SUB SL1 SL( B=0.001524 Er=4.400000000000000
+ TAND=0.02000000000000000 MET1=1.72413793103448
+ T1=1.7145e-005 RGH=0mil)
```

### Notes

1. **[All substrates]** Node numbers can be reversed, so *n1* and associated width **W1** are at the wide end of the taper.
2. **[All substrates]** The Nexxim impedance tapered line element does not have a physical footprint in Ansys Electronics Desktop.
3. **[Stripline]** The substrate definition should satisfy the following conditions:  
 $0.01 \leq W/B \leq 100$ ,  $\max(W1, W2) \leq 0.5\lambda_g$ , where  $\lambda_g$  is the guide wavelength.

## Tapered Line, W Specified, Exponential Width Taper



### Netlist Format

An instance of a tapered line,  $W$  specified, exponential width taper has the following netlist syntax:

```
Axxx n1 n2 n3 n4 W1=val W2=val P=val TAPER=ExpWidth
COMPONENT=taper_width_specified SUBSTRATE=substrate_name
```

$n1$  and  $n2$  are the names of the nodes attached to the tapered line,  $n3$  and  $n4$  are the reference nodes. The entry **COMPONENT=taper\_width\_specified** identifies the element as a tapered line,  $W$  specified.

The entry **SUBSTRATE=substrate\_name** identifies the Stripline substrate model name selected for the design (see ["Selecting a Stripline Substrate"](#) on page 35-63). See the ["Stripline Substrate Model"](#) on page 35-66 for information on this substrate type.

**Table 42: Tapered Line, W Specified, Exponential Width Taper, Instance Parameters**

Parameter	Description	Units	Default
<b>P</b>	Physical length	Meter	1e-2
<b>W1</b>	Width of line at node 1	Meter	1e-3
<b>W2</b>	Width of line at node 2	Meter	1e-3
<b>TAPER</b>	Taper type: Must be ExpWidth—Exponential Width	None	ExpWidth

### Netlist Example

```
A2 Port1 Port2 W1=0.001 W2=0.003 P=0.01 TAPER=ExpWidth
+ COMPONENT=taper_width_specified SUBSTRATE=SL1
```


where SL1, the selected layout technology or substrate type, has a definition such as:

```
.SUB SL1 SL( B=0.001524 Er=4.400000000000000
+ TAND=0.020000000000000000 MET1=1.72413793103448
+ T1=1.7145e-005 RGH=0mil)
```

### Notes

1. **[All substrates]** Node numbers can be reversed, so  $n1$  and associated width  $W1$  are at the wide end of the taper.
2. **[All substrates]** The Nexxim exponential width tapered line element has a physical footprint in Ansys Electronics Desktop.
3. **[Stripline]** The substrate definition should satisfy the following conditions:  
 $0.01 \leq W/B \leq 100$ ,  $\max(W1, W2) \leq 0.5\lambda_g$ , where  $\lambda_g$  is the guide wavelength.

## Tapered Line, W Specified, Linear Width Taper



### Netlist Format

An instance of a tapered line, W specified, linear width taper has the following netlist syntax:

```
Axxx n1 n2 n3 n4 W1=val W2=val P=val TAPER=LinWidth
COMPONENT=taper_width_specified SUBSTRATE=substrate_name
```



$n1$  and  $n2$  are the names of the nodes attached to the tapered line,  $n3$  and  $n4$  are the reference nodes. The entry **COMPONENT=taper\_width\_specified** identifies the element as a tapered line,  $W$  specified.

The entry **SUBSTRATE=substrate\_name** identifies the Stripline substrate model name selected for the design (see ["Selecting a Stripline Substrate"](#) on page 35-63). See the ["Stripline Substrate Model"](#) on page 35-66 for information on this substrate type.

**Table 43: Tapered Line, W Specified, Linear Width Taper, Instance Parameters**

Parameter	Description	Units	Default
<b>P</b>	Physical length	Meter	1e-2
<b>W1</b>	Width of line at node 1	Meter	1e-3
<b>W2</b>	Width of line at node 2	Meter	1e-3
<b>TAPER</b>	Taper type: Must be LinWidth—Linear Width	None	LinWidth

### Netlist Example

```
A2 Port1 Port2 W1=0.001 W2=0.003 P=0.01 TAPER=LinWidth
```

```
+ COMPONENT=taper_width_specified SUBSTRATE=SL1
```


where SL1, the selected layout technology or substrate type, has a definition such as:

```
.SUB SL1 SL( B=0.001524 Er=4.4000000000000000
+ TAND=0.020000000000000000 MET1=1.72413793103448
+ T1=1.7145e-005 RGH=0mil)
```

### Notes

1. **[All substrates]** Node numbers can be reversed, so  $n1$  and associated width **W1** are at the wide end of the taper.
2. **[All substrates]** The Nexxim linear width tapered line element has a physical footprint in Ansys Electronics Desktop.
3. **[Stripline]** The substrate definition should satisfy the following conditions:  
 $0.01 \leq W/B \leq 100$ ,  $\max(W1, W2) \leq 0.5\lambda_g$ , where  $\lambda_g$  is the guide wavelength.

## Transmission Line, Field Solver



### Netlist Format

A field solver stripline transmission line has the following netlist syntax:

```

Wxxx n1 n2 0 N=1 W=val L=val FSmodel=modelname
.MATERIAL conductor METAL CONDUCTIVITY=val

.MATERIAL dielectric DIELECTRIC ER=val LOSSTANGENT=val

.SHAPE rect1 RECTANGLE WIDTH=w HEIGHT=t1 // Conductors
.LAYERSTACK layerstack

+ LAYER=(conductor, t2) // Upper ground plane
+ LAYER=(dielectric, b)
+ LAYER=(conductor, t2) // Lower ground plane
.MODEL modelname W MODELTYPE=Fieldsolver
+ LAYERSTACK=layerstack

+ CONDUCTOR=(SHAPE=rect1, ORIGIN=(0, 't2 + b * 0.5')

```

*n1*, and *n2* are the names of the input and output nodes. The entry **N=1** shows that this is a single transmission line. The names for the *modelName*, *conductor*, *dielectric*, and *layerstack* are supplied by the user.

The entry **FSmodel=***modelName* identifies the field solver stripline *W*-model.

**Table 44: Transmission Line, Field Solver Instance Parameters**

Parameter	Description	Units	Default
-----------	-------------	-------	---------

<b>W</b>	Width of conductor	Meter	1e-3
<b>L</b>	Physical length	Meter	1e-3
<b>N</b>	Number of lines for W-model . Must be 1 for transmission line.	None	1
<b>T1</b>	Thickness of conductors	Meter	0.001
<b>T2</b>	Thickness of ground planes	Meter	0.001
<b>B</b>	Thickness of dielectric layer	Meter	1e-3
<b>CONDUCTIVITY</b>	Conductivity of conductor material		57.6e6
<b>ER</b>	Dielectric constant		2.2
<b>TAND</b>	Dielectric loss tangent		0

**Note:**

The default values for the transmission line are the ones assigned when placing a component on the Component library in a schematic. There are NO defaults for netlist designs; all values must be specified.

**Netlist Example**


```

W3 Port1 Port2 0 N=1 W=0.0001 L=0.002 FSmodel=SL1

.MATERIAL cond1 METAL CONDUCTIVITY=5.8e7
.MATERIAL diel1 DIELECTRIC ER=4.4 LOSSTANGENT=0.02
.SHAPE rect1 RECTANGLE WIDTH=.002 // Conductor width W
+ HEIGHT=.001 // Conductor height T1
.LAYERSTACK tstripline
+ LAYER=(cond1, .001) // Bottom ground T2
+ LAYER=(diel1, .01) // Dielectric B
+ LAYER=(cond1, .001) // Top ground, T2
.MODEL SL1 W MODELTYPE=Fieldsolver
+ LAYERSTACK=stripline
+ CONDUCTOR=(SHAPE=rect1,
+ ORIGIN=(0, '.005 + .01 * 0.5') // T2 + B/2
+ MATERIAL=cond1, TYPE=SIGNAL)

```

**Transmission Line, Physical Length**



### Netlist Format

An instance of a transmission line with physical length has the following netlist syntax:

```
Axxx n1 n2 [W=val] [P=val] COMPONENT=TRL SUBSTRATE=substrate_name
```

*n1* and *n2* are the names of the nodes attached to the transmission line. The entry **COMPONENT=TRL** identifies the element as a transmission line with physical length.

The entry **SUBSTRATE=substrate\_name** identifies the Stripline substrate model name selected for the design (see ["Selecting a Stripline Substrate"](#) on page 35-63). See the ["Stripline Substrate Model"](#) on page 35-66 for information on this substrate type.

**Table 45: Transmission Line with Physical Length, Instance Parameters**

Parameter	Description	Units	Default
<b>P</b>	Physical length	Meter	1e-2
<b>W</b>	Conductor width	Meter	1e-3

### Netlist Example

```
A2 Port1 Port2 W=0.001 P=0.01 COMPONENT=TRL SUBSTRATE=SL1
```


where SL1, the selected layout technology or substrate type, has a definition such as:

```
.SUB SL1 SL( B=0.001524 Er=4.400000000000000
+ TAND=0.020000000000000000 MET1=1.72413793103448
+ T1=1.7145e-005 RGH=0mil)
```

### Notes

1. **[Stripline]** For accurate results, the substrate definition should have  $W/B < 10$ .

## Transmission Line, Physical Length with Reference



### Netlist Format

An instance of a transmission line with physical length and reference nodes has the following netlist syntax:

```
Axxx n1 n2 n3 n4 [W=val] [P=val]
```

```
COMPONENT=TRL SUBSTRATE=substrate_name
```

$n1$ ,  $n2$ ,  $n3$ , and  $n4$  are the names of the nodes attached to the transmission line. The entry **COMPONENT=TRL** identifies the element as a transmission line with physical length.

The entry **SUBSTRATE=substrate\_name** identifies the Stripline substrate model name selected for the design (see ["Selecting a Stripline Substrate"](#) on page 35-63). See the ["Stripline Substrate Model"](#) on page 35-66 for information on this substrate type.

**Table 46: Transmission Line with Physical Length and Reference Nodes, Instance Parameters**

Parameter	Description	Units	Default
<b>P</b>	Physical length	Meter	10e-3
<b>W</b>	Conductor width	Meter	1e-3

### Netlist Example

```
A5 Port1 Port2 0 0 W=0.001 P=0.01
+ COMPONENT=TRL SUBSTRATE=SL1
```


where SL1, the selected layout technology or substrate type, has a definition such as:

```
.SUB SL1 SL( B=0.001524 Er=4.400000000000000
+ TAND=0.02000000000000000 MET1=1.72413793103448
+ T1=1.7145e-005 RGH=0mil)
```

### Notes

1. **[Stripline]** For accurate results, the substrate definition should have  $W/B < 10$ .

## Transmission Line, Electrical Length



### Netlist Format

An instance of a transmission line with electrical length has the following netlist syntax:

```
Axxx n1 n2 W=val E=val F=val COMPONENT=TRL_E SUBSTRATE=substrate_name
```

$n1$  and  $n2$  are the names of the nodes attached to the transmission line. The entry **COMPONENT=TRL\_E** identifies the element as a transmission line with electrical length.

The entry **SUBSTRATE=substrate\_name** identifies the Stripline substrate model name selected for the design (see ["Selecting a Stripline Substrate"](#) on page 35-63). See the ["Stripline Substrate Model"](#) on page 35-66 for information on this substrate type.

**Table 47: Transmission Line with Electrical Length, Instance Parameters**

Parameter	Description	Units	Default
<b>W</b>	Conductor width	Meter	0.001
<b>E</b>	Electrical length	Degree	45
<b>F</b>	Reference frequency for E	Hz	1e9

### Netlist Example

```
A7 Port1 Port2 W=0.001 E=45 F=5000000000
+ COMPONENT=TRL_E SUBSTRATE=SL1
```

where SL1, the selected layout technology or substrate type, has a definition such as:


```
.SUB SL1 SL( B=0.001524 Er=4.400000000000000
+ TAND=0.02000000000000000 MET1=1.72413793103448
+ T1=1.7145e-005 RGH=0mil)
```

### Notes

1. **[Stripline]** For accurate results,  $W/B < 10$ .

## Transmission Line, Electrical Length with Reference





### Netlist Format

An instance of a transmission line with electrical length and reference nodes has the following netlist syntax:

```
Axxx n1 n2 n3 n4 W=val E=val F=val COMPONENT=TRL_E
SUBSTRATE=substrate_name
```

*n1*, *n2*, *n3*, and *n4* are the names of the nodes attached to the transmission line. The entry **COMPONENT=TRL\_E** identifies the element as a transmission line with electrical length.

The entry **SUBSTRATE=substrate\_name** identifies the Stripline substrate model name selected for the design (see "[Selecting a Stripline Substrate](#)" on the facing page). See the "[Stripline Substrate Model](#)" on page 35-66 for information on this substrate type.

**Table 48: Transmission Line with Electrical Length and Reference Nodes, Instance Parameters**

Parameter	Description	Units	Default
<b>W</b>	Conductor width	Meter	0.001
<b>E</b>	Electrical length	Degree	45
<b>F</b>	Reference frequency for E	Hz	10 <sup>9</sup>



## Netlist Example

```
A10 Port1 Port2 0 0 W=0.001 E=45 F=5000000000
+ COMPONENT=TRL_E SUBSTRATE=SL1
```

where SL1, the selected layout technology or substrate type, has a definition such as:


```
.SUB SL1 SL( B=0.001524 Er=4.400000000000000
+ TAND=0.020000000000000000 MET1=1.72413793103448
+ T1=1.7145e-005 RGH=0mil)
```

## Notes

1. **[Stripline]** For accurate results,  $W/B < 10$ .

## Selecting a Stripline Substrate

For Nexxim designs that are created with the **Schematic Editor**, select a predefined microstrip, stripline, or other substrate, to apply to all distributed elements instantiated in a design. The selection of a global technology is made on the **Choose Layout Technology** window that appears when you select Insert Nexxim Circuit Design on the Project menu:



Select the appropriate substrate technology and click **Open**. To choose a technology that is not on the list, click **Browse**. Using the explorer window, browse to and select the Technology (**.asty**) file that contains the technology you want to use. Then click **Open**. When a substrate has


been selected, Ansys Electronics Desktop creates a .SUB entry for this substrate type in the internal netlist representing the schematic design.

Then, when an element is instantiated that includes a **SUBSTRATE=substrate\_name** entry in its netlist syntax, **Electronics Desktop** automatically inserts the *substrate\_name* that was selected on the **Choose Layout Technology** window (**FR4** in the example pictured above) into the internal netlist entry for the instantiated element.

If you wish to use a custom substrate type (or no substrate type) instead of one of the predefined types, click **None**. The design opens, but no substrate type is applied to instances of distributed elements unless you either create a custom substrate type or select a predefined type on a component-by-component basis.

## Creating a Custom Stripline Substrate

To create a new, custom substrate definition, open the Nexxim design icon (e.g., “Nexxim1”, then right-click the **Data** field. Select **Add Substrate Definition** to open the **Substrate Definition** window. Specify the name of your new substrate (the following example uses the name “SL\_custom”):




(see the "[Stripline Substrate Model](#)" on the next page help topic for guidelines on defining substrates.

When the substrate definition is complete, click **OK**.

If you selected **None** for the global substrate type in the **Choose Layout Technology** group box, the custom substrate becomes the global substrate type.

## Selecting a Substrate at the Component Level

To specify a custom substrate type, or to change to a different predefined substrate type, you must make the assignment individually for each component. Double-click the distributed element to open the **Properties** window:




The **SUB** property identifies the substrate that is currently applied to the element. In the example above, there is a defined custom substrate type named "MS\_custom", which appears as the value of the **SUB** property.

To change to a different substrate type, enter the appropriate substrate name as the value of the **SUB** property, and click **OK**.

### Note:

All distributed elements in a given design must use the same substrate type.

## Stripline Substrate Model



### Defining a Stripline Model

To add a stripline substrate model to a new Nexxim design, select one of the SL substrate types on the **Choose Layout Technology** window that appears when you select **Insert Nexxim Circuit Design** on the **Project** drop-down menu. A substrate that is added from this window has a default substrate name and metallization parameters.

To add a new substrate to an existing design, expand the **Project** icon, the **Design** icon. Right-click the **Data** icon and select **Add Substrate Definition** to open the **Substrate Definition** window. Then add the substrate name and parameters as appropriate, and click **OK**. A substrate added in this manner requires you to specify the metallization parameters explicitly.

To edit the definition of a substrate, expand the **Project** icon, the **Design** icon, the **Data** icon. Click on the icon for the substrate you wish to edit to open the **Substrate Definition** window. Add or modify the substrate parameters as appropriate, then click **OK**.

### Stripline Substrate Model Netlist Format

The Stripline substrate model has the following netlist format:

```
.SUBsubstrate_name SL ( [B=val] [ER=val] [TAND=val]
```

```
[MET1=val] [T1=val] [MET2=val] [T2=val] [MET3=val] [T3=val]
[RGH=val])
```

The *substrate\_name* is the name for the substrate type used in distributed elements that refer to this substrate definition. The entry **SL** is required to identify the Stripline substrate type. The **SL** identifier must immediately follow the *substrate\_name*.

Inside the parentheses, the labeled parameters may be entered in any order.

**Table 49: Stripline Substrate Parameters**

Parameter	Description	Unit	Default
<b>B</b>	Spacing between ground planes, $B > 0$	Meter	1e-3
<b>ER</b>	Dielectric constant of substrate, $1 \leq ER \leq 128$	None	4.5
<b>MET1, MET2, MET3</b>	Resistivity of metal layer 1, 2, 3	$\mu\text{Ohm-cm}$	0.0
<b>RGH</b>	RMS surface roughness	Meter	0.0
<b>T1, T2, T3</b>	Thickness of metal layer 1, 2, 3	Meter	0.0
<b>TAND</b>	Dielectric loss tangent, [0,0.1]	None	0.0

### Stripline Substrate Model Netlist Example

```
.SUB SL1 SL( B=0.001524 Er=4.400000000000000
+ TAND=0.020000000000000000 MET1=1.72413793103448
+ T1=1.7145e-005 RGH=0mil)
```

**Note:** Surface roughness in the substrate definition is not supported in MCPL implementations.



---

# 36 - Suspended Stripline Elements

This topic describes the following suspended stripline distributed elements available in Nexxim.

## General Components

["Cross Junction"](#) on the next page

["Step"](#) on page 36-3

["Tee, Reference Planes at Center"](#) on page 36-4

["Tee, Reference Planes at Edge"](#) on page 36-5

## Bends

["Bend, Unmitered"](#) on page 36-7

["Bend, Mitered"](#) on page 36-8

## Coupled Lines

["Multi-Coupled Lines, Asymmetric"](#) on page 36-9

## Couplers

["Lange Coupler, Physical Length"](#) on page 36-11

["Lange Coupler, Electrical Length"](#) on page 36-13

## Open-Ended Lines

["Open Stub, Physical Length"](#) on page 36-15

["Open Stub, Electrical Length"](#) on page 36-16

## Shorted Stubs

["Shorted Stub, Physical Length"](#) on page 36-17

["Shorted Stub, Electrical Length"](#) on page 36-19

## Transmission Lines

["Transmission Line, Physical Length"](#) on page 36-20

["Transmission Line, Electrical Length"](#) on page 36-22

This section also contains information on the Suspended Stripline substrate type.


["Selecting None for the Initial Substrate"](#) on page 36-23

["Creating a Custom Suspended Stripline Substrate"](#) on page 36-24

["Selecting a Suspended Stripline Substrate at the Component Level"](#) on page 36-25

["Suspended Stripline \(SS\) Substrate Model"](#) on page 36-26

## Cross Junction



### Netlist Format

A cross instance has the following netlist format:

```
Axxx n1 n2 n3 n4 W1=val W2=val W3=val W4=val [NSUM=val]
```

```
COMPONENT=cross SUBSTRATE=substrate_name
```

$n1$ ,  $n2$ ,  $n3$ , and  $n4$  are the names of the nodes attached to the cross. The entry **COMPONENT=cross** identifies the element as a cross.

The entry **SUBSTRATE=substrate\_name** identifies the suspended stripline substrate model name selected for the design (see ["Selecting None for the Initial Substrate"](#) on page 36-23). See the ["Suspended Stripline \(SS\) Substrate Model"](#) on page 36-26 for information on this substrate type.

**Table 39: Cross Instance Parameters**

Parameter	Description	Unit	Default
<b>W1</b>	Width of line connected to node n1	Meter	1e-3
<b>W2</b>	Width of line connected to node n2	Meter	1e-3
<b>W3</b>	Width of line connected to node n3	Meter	1e-3
<b>W4</b>	Width of line connected to node n4	Meter	1e-3
<b>NSUM</b>	Number of modes considered in the field expansion	None	4




## Netlist Example

```
Across1 Port1 Port2 Port3 Port4 W1=1e-3 W2=2e-3 W3=3e-3 W4=4e-3
+ COMPONENT=cross SUBSTRATE=SS1
```

where SS1, the selected layout technology or substrate type, has a definition such as:

```
.SUB SS1 SS (
+ Er=4.4 H=0.5e-3 HU=2.54e-003
+ MET1=1.7241379 T1=2.5400e-005
+ RGH=0 )
```

## Step



## Netlist Format

A step instance has the following netlist format:

```
Axxx n1 n2 W1=val W2=val D=val
```

```
COMPONENT=step SUBSTRATE=substrate_name
```

*n1* and *n2* are the names of the nodes attached to the step. The entry **COMPONENT=step** identifies the element as a step.

The entry **SUBSTRATE=substrate\_name** identifies the suspended stripline substrate model name selected for the design (see ["Selecting None for the Initial Substrate"](#) on page 36-23). See the ["Suspended Stripline \(SS\) Substrate Model"](#) on page 36-26 for information on this substrate type.

Table 40: Step Instance Parameters

Parameter	Description	Unit	Default
<b>W1</b>	Width of line connected to node n1	Meter	1e-3
<b>W2</b>	Width of line connected to node n2	Meter	2e-3
<b>D</b>	Offset between lines	Meter	(W2-W1)/2

### Netlist Example


```
A23 Port1 Port2 W1=1e-3 W2=2e-3 D=0.5e-3
```

```
+ COMPONENT=STEP SUBSTRATE=SS1
```

where SS1, the selected layout technology or substrate type, has a definition such as:

```
.SUB SS1 SS (
+ Er=4.4 H=0.5e-3 HU=2.54e-003
+ MET1=1.7241379 T1=2.5400e-005
+ RGH=0 )
```

### Tee, Reference Planes at Center



### Netlist Format

A tee instance has the following netlist format:

```
Axxx n1 n2 n3 W1=val W2=val W3=val [NSUM=val]
```

```
COMPONENT=tee SUBSTRATE=substrate_name
```

$n1$ ,  $n2$ , and  $n3$  are the names of the nodes attached to the tee. The entry **COMPONENT=tee** identifies the element as a tee.

The entry **SUBSTRATE=substrate\_name** identifies the suspended stripline substrate model name selected for the design (see ["Selecting None for the Initial Substrate"](#) on page 36-23). See the ["Suspended Stripline \(SS\) Substrate Model"](#) on page 36-26 for information on this substrate type.

**Table 41: Tee Instance Parameters**

Parameter	Description	Unit	Default
<b>W1</b>	Width of line connected to node n1	Meter	1e-3
<b>W2</b>	Width of line connected to node n2	Meter	1e-3
<b>W3</b>	Width of line connected to node n3	Meter	1e-3
<b>NSUM</b>	Number of modes considered in the field expansion	None	3

### Netlist Example

```
A23 Port1 Port2 Port3 W1=1e-3 W2=2e-3 W3=3e-3
+ COMPONENT=TEE SUBSTRATE=SS1
```


where SS1, the selected layout technology or substrate type, has a definition such as:

```
.SUB SS1 SS (
+ Er=4.4 H=0.5e-3 HU=2.54e-003
+ MET1=1.7241379 T1=2.5400e-005
+ RGH=0 )
```

### Notes

1. **[All substrates]** The collinear lines are connected to nodes  $n1$  and  $n2$  and have widths  $W1$  and  $W2$ ; the perpendicular line is connected to node  $n3$  and has width  $W3$ .
2. **[All substrates]** The  $n1$ ,  $n2$  reference plane is centered on the width of the line connected to node  $n3$  (width  $W3$ ).
3. **[All substrates]** If  $W1 > W2$ : Node  $n3$  is collinear with  $W1$ .
4. **[All substrates]** If  $W2 > W1$ : Node  $n3$  is collinear with  $W2$ .
5. **[Stripline]** To get accurate results, the following condition should be satisfied:  $B/\lambda_g \ll 1$ , where  $\lambda_g$  is the guide wavelength in the substrate dielectric.

## Tee, Reference Planes at Edge



### Netlist Format

A tee instance has the following netlist format:

```
Axxx n1 n2 n3 W1=val W2=val W3=val [NSUM=val]
```

```
COMPONENT=tee_edge_referenced SUBSTRATE=substrate_name
```

$n1$ ,  $n2$ , and  $n3$  are the names of the nodes attached to the tee. The entry **COMPONENT=tee\_edge\_referenced** identifies the element.

The entry **SUBSTRATE=substrate\_name** identifies the suspended stripline substrate model name selected for the design (see ["Selecting None for the Initial Substrate"](#) on page 36-23). See the ["Suspended Stripline \(SS\) Substrate Model"](#) on page 36-26 for information on this substrate type.

**Table 42: Tee Instance Parameters**

Parameter	Description	Unit	Default
<b>W1</b>	Width of line connected to node $n1$	Meter	1e-3
<b>W2</b>	Width of line connected to node $n2$	Meter	1e-3
<b>W3</b>	Width of line connected to node $n3$	Meter	1e-3
<b>NSUM</b>	Number of modes considered in the field expansion	None	3

### Netlist Example

```
A23 Port1 Port2 Port3 W1=1e-3 W2=2e-3 W3=3e-3
+ COMPONENT=tee_edge_referenced SUBSTRATE=SS1
```


where SS1, the selected layout technology or substrate type, has a definition such as:

```
.SUB SS1 SS (
+ Er=4.4 H=0.5e-3 HU=2.54e-003
+ MET1=1.7241379 T1=2.5400e-005
+ RGH=0 )
```

## Notes

1. **[All substrates]** The collinear lines are connected to nodes n1 and n2 and have widths W1 and W2; the perpendicular line is connected to node n3 and has width W3.
2. **[All substrates]** If  $W1 > W2$ : Node n3 is collinear with W1.
3. **[All substrates]** If  $W2 > W1$ : Node n3 is collinear with W2.
4. **[Stripline]** To get accurate results, the following condition should be satisfied:  $B/\lambda_g \ll 1$ , where  $\lambda_g$  is the guide wavelength in the substrate dielectric.

## Bend, Unmitered



## Netlist Form

```
Axxxx n1 n2 W1= val W2= val [NSUM=val]
```

```
COMPONENT=unmitered_bend SUBSTRATE=substrate_name
```

$n1$  and  $n2$  are the names of the nodes attached to the unmitered bend. The entry **COMPONENT=unmitered\_bend** identifies the element as an unmitered bend.

The entry **SUBSTRATE=substrate\_name** identifies the suspended stripline substrate model name selected for the design (see ["Selecting None for the Initial Substrate"](#) on page 36-23). See the ["Suspended Stripline \(SS\) Substrate Model"](#) on page 36-26 for information on this substrate type.

Table 43: Unmitered Bend Instance Parameters

Parameter	Description	Unit	Default
<b>W1</b>	Width of line 1	Meter	0.001
<b>W2</b>	Width of line 2	Meter	0.001
<b>NSUM</b>	Number of modes considered in the field expansion	None	3

### Netlist Example

```
A23 Port1 Port2 W1=3e-4 W2=5e-3 NSUM=3
+ COMPONENT=unmitered_bend SUBSTRATE=SS1
```


where SS1, the selected layout technology or substrate type, has a definition such as:

```
.SUB SS1 SS (
+ Er=4.4 H=0.5e-3 HU=2.54e-003
+ MET1=1.7241379 T1=2.5400e-005
+ RGH=0 )
```

### Notes

1. **[All substrates]** This element refers to a right angle bend, where the two intersecting lines can be defined with different widths. The outer corner of the bend is not mitered.
2. **[All substrates]** Reference planes coincide with the inside vertex of the corner.

## Bend, Mitered



### Netlist Form

```
Axxxx n1 n2 W1=val W2=val [NSUM=val]
```

```
COMPONENT=mitered_bend SUBSTRATE=substrate_name
```

$n1$  and  $n2$  are the names of the nodes attached to the mitered bend. The entry **COMPONENT=mitered\_bend** identifies the element as a mitered bend.

The entry **SUBSTRATE=substrate\_name** identifies the suspended stripline substrate model name selected for the design (see ["Selecting None for the Initial Substrate"](#) on page 36-23). See the ["Suspended Stripline \(SS\) Substrate Model"](#) on page 36-26 for information on this substrate type.

**Table 44: Mitered Bend Instance Parameters**

Parameter	Description	Unit	Default
<b>W1</b>	Width of line 1	Meter	0.001
<b>W2</b>	Width of line 2	Meter	0.001
<b>NSUM</b>	Number of modes considered in the field expansion	None	3


### Netlist Example


```
A23 Port1 Port2 w1=3e-4 w2=5e-3
+ COMPONENT=mitered_bend SUBSTRATE=SS1
```

where SS1, the selected layout technology or substrate type, has a definition such as:

```
.SUB SS1 SS (
+ Er=4.4 H=0.5e-3 HU=2.54e-003
+ MET1=1.7241379 T1=2.5400e-005
+ RGH=0 )
```

## Multi-Coupled Lines, Asymmetric





### Netlist Form

An asymmetric multiple coupled line, physical length instance has the following netlist syntax:

```
Axxx in1 [...inNL] out1 [...outNL]
```

```
NL=NumberofLines [P=length] [W=width] [SP=spacing]
```

```
COMPONENT=ss_mcpl_a SUBSTRATE=substrate_name
```

*in1* through *inNL* are the names of the input nodes. *out1* through *outNL* are the corresponding output nodes. The entry **COMPONENT=ss\_mcpl\_a** identifies the element as an asymmetric multiple coupled line, physical length.

The entry **SUBSTRATE=substrate\_name** identifies the suspended stripline substrate model name selected for the design (see ["Selecting None for the Initial Substrate"](#) on page 36-23). See the ["Suspended Stripline \(SS\) Substrate Model"](#) on page 36-26 for information on this substrate type.

**Table 45: Asymmetric Multiple Coupled Line, Physical Length, Instance Parameters**

Parameter	Description	Units	Default
NL	Number of signal lines	None	None
P	Physical length	Meter	1e-3



<b>W1, W2, ...</b>	Conductor widths	Meter	1e-3
<b>S1, S2, ...</b>	Spacing between conductors (S1 = spacing between 1 and 2, etc.)	Meter	1e-3

### Netlist Example (3 Conductors)

```
A3 Port1 Port2 Port 3 Port 4 Port 5 Port 6 NL=3
+ P=15mm W1=0.75mm S1=0.4mm W2=1.3mm S2=0.6mm W3=1.1mm
+ COMPONENT=ss_mcpl_a SUBSTRATE=SS1
```



where SS1, the selected layout technology or substrate type, has a definition such as:

```
.SUB SS1 SS (
+ Er=4.4 H=0.5e-3 HU=2.54e-003
+ MET1=1.7241379 T1=2.5400e-005
+ RGH=0 )
```

### Notes

1. The asymmetric MCPL elements use the data on the SUBSTRATE definition, but internally the data is converted to W-element FIELD SOLVER format for solution.

## Lange Coupler, Physical Length



## Netlist Format

A Lange coupler, physical length instance has the following netlist format:

```
ASSLANGxxx n1 n2 n3 n4 N=4 W=val S=val P=val WF=val WA=val
HA=val COMPONENT=sslange_physical SUBSTRATE=substrate_name
```

$n1$ ,  $n2$ ,  $n3$ , and  $n4$  are the names of the nodes attached to the coupler. The entry **COMPONENT=sslange\_physical** identifies the element.

The entry **SUBSTRATE=substrate\_name** identifies the suspended stripline substrate model name selected for the design (see ["Selecting None for the Initial Substrate"](#) on page 36-23). See the ["Suspended Stripline \(SS\) Substrate Model"](#) on page 36-26 for information on this substrate type.

**Table 46: Lange Coupler, Physical Length Instance Parameters**

Parameter	Description	Unit	Default
<b>N</b>	Number of lines. Must be 4.	None	4
<b>W</b>	Conductor width	Meter	1e-3
<b>S</b>	Conductor spacing	Meter	1e-3
<b>P</b>	Physical length	Meter	2e-3
<b>WF</b>	Center conductor width of feeding lines	Meter	0.5e-3
<b>WA</b>	Width of air bridges	Meter	25e-6
<b>HA</b>	Height of air bridges	Meter	25e-6

## Netlist Example

```
ASSLANG1 net1 Port2 net3 Port4 N=4 W=1e-3 S=.2e-3 P=10e-3
+ COMPONENT=sslange_physical SUBSTRATE=SS1
```

where SS1, the selected layout technology or substrate type, has a definition such as:

```
.SUB SS1 SS (
+ Er=4.4 H=0.5e-3 HU=2.54e-003
+ MET1=1.7241379 T1=2.5400e-005
+ RGH=0 )
```



## Notes

1. The conductor width of all fingers is  $W$ . The distance between all fingers is  $S$ .
2. The number of fingers,  $N$ , must be 4.
3. Port 1 is the input port, port 2 is the coupled port, port 3 is the through port, and port 4 is

the isolated port.

- The length of air bridges used to approximate their parasitic effects, is  $2*(W+S)$ .

## Lange Coupler, Electrical Length



### Netlist Format

A Lange coupler, electrical length instance has the following netlist format:

```

ASSLANGExxx n1 n2 n3 n4 N=4 W=val S=val E=val F=val WF=val
WA=val HA=val COMPONENT=sslange_electrical
SUBSTRATE=substrate_name

```

$n1$ ,  $n2$ ,  $n3$ , and  $n4$  are the names of the nodes attached to the coupler. The entry **COMPONENT=sslange\_electrical** identifies the element.

The entry **SUBSTRATE=substrate\_name** identifies the suspended stripline substrate model name selected for the design (see ["Selecting None for the Initial Substrate"](#) on page 36-23). See the ["Suspended Stripline \(SS\) Substrate Model"](#) on page 36-26 for information on this substrate type.

**Table 47: Lange Coupler, Electrical Length Instance Parameters**

Parameter	Description	Unit	Default
<b>N</b>	Number of lines. Must be 4.	None	4
<b>W</b>	Conductor width	Meter	1e-3
<b>S</b>	Conductor spacing	Meter	1e-3
<b>E</b>	Electrical length	Degree	90
<b>F</b>	Frequency at which E is taken	Hz	1e9
<b>WF</b>	Center conductor width of feeding lines	Meter	0.5e-3
<b>WA</b>	Width of air bridges	Meter	25e-6
<b>HA</b>	Height of air bridges	Meter	25e-6

### Netlist Example

```
ASSLANGE1 net1 Port2 net3 Port4 N=4 W=1e-3 S=.2e-3 E=75
+ COMPONENT=sslange_electrical SUBSTRATE=SS1
```


where SS1, the selected layout technology or substrate type, has a definition such as:

```
.SUB SS1 SS (
+ Er=4.4 H=0.5e-3 HU=2.54e-003
+ MET1=1.7241379 T1=2.5400e-005
+ RGH=0 )
```

### Notes

1. The conductor width of all fingers is  $W$ . The distance between all fingers is  $S$ .
2. The number of fingers,  $N$ , must be 4.
3. Port 1 is the input port, port 2 is the coupled port, port 3 is the through port, and port 4 is the isolated port.
4. The length of air bridges used to approximate their parasitic effects, is  $2*(W+S)$ .

## Open Stub, Physical Length



### Netlist Format

An instance of a suspended stripline open stub with physical length has the following netlist syntax:

```
Axxx n1 [n2] [W=val] [P=val] COMPONENT=open_stub  
SUBSTRATE=substrate_name
```

*n1* is node attached to the open stub. *n2* is the optional reference node. The entry **COMPONENT=open\_stub** identifies the element.

The entry **SUBSTRATE=substrate\_name** identifies the suspended stripline substrate model name selected for the design (see ["Selecting None for the Initial Substrate"](#) on page 36-23). See the ["Suspended Stripline \(SS\) Substrate Model"](#) on page 36-26 for information on this substrate type.

**Table 48: Suspended Stripline Open Stub with Physical Length, Instance Parameters**

Parameter	Description	Units	Default
<b>P</b>	Physical length	Meter	10e-3
<b>W</b>	Center conductor width	Meter	1e-3



**Netlist Example**

```
A23 Port1 0 W=.5e-003 P=0.001
+ COMPONENT=open_stub SUBSTRATE=SS1
```

where SS1, the selected layout technology or substrate type, has a definition such as:

```
.SUB SS1 SS (
+ Er=4.4 H=0.5e-3 HU=2.54e-003
+ MET1=1.7241379 T1=2.5400e-005
+ RGH=0 )
```

**Open Stub, Electrical Length**



## Netlist Format

An instance of a suspended stripline open stub with electrical length has the following netlist syntax:

```
Axxx n1 [n2] W=val E=val F=val COMPONENT=open_stub_e
SUBSTRATE=substrate_name
```

*n1* is node attached to the open stub. *n2* is the optional reference node. The entry **COMPONENT=open\_stub\_e** identifies the element.

The entry **SUBSTRATE=substrate\_name** identifies the suspended stripline substrate model name selected for the design (see "[Selecting None for the Initial Substrate](#)" on page 36-23). See the "[Suspended Stripline \(SS\) Substrate Model](#)" on page 36-26 for information on this substrate type.

**Table 49: Suspended Stripline Open Stub with Electrical Length, Instance Parameters**

Parameter	Description	Units	Default
<b>W</b>	Conductor width	Meter	1e-3
<b>E</b>	Electrical length	Degree	45
<b>F</b>	Reference frequency for E	Hz	1e9


## Netlist Example


```
A7 Port1 0 W=0.005 E=45 F=5000000000
+ COMPONENT=open_stub SUBSTRATE=SS1
```

where SS1, the selected layout technology or substrate type, has a definition such as:

```
.SUB SS1 SS (
+ Er=4.4 H=0.5e-3 HU=2.54e-003
+ MET1=1.7241379 T1=2.5400e-005
+ RGH=0 )
```

## Shorted Stub, Physical Length





### Netlist Format

An instance of a suspended stripline shorted stub with physical length has the following netlist syntax:

```
Axxx n1 [n2] [W=val] [P=val] COMPONENT=short_stub_physical
SUBSTRATE=substrate_name
```

*n1* is node attached to the shorted stub. *n2* is the optional reference node. The entry **COMPONENT=short\_stub\_physical** identifies the element.

The entry **SUBSTRATE=substrate\_name** identifies the suspended stripline substrate model name selected for the design (see ["Selecting None for the Initial Substrate"](#) on page 36-23). See the ["Suspended Stripline \(SS\) Substrate Model"](#) on page 36-26 for information on this substrate type.

**Table 50: Suspended Stripline Shorted Stub with Physical Length, Instance Parameters**

Parameter	Description	Units	Default
<b>P</b>	Physical length	Meter	10e-3
<b>W</b>	Center conductor width	Meter	1e-3

### Netlist Example





```
A23 Port1 0 W=.5e-003 P=0.001
+ COMPONENT=short_stub_physical SUBSTRATE=SS1
```

where SS1, the selected layout technology or substrate type, has a definition such as:

```
.SUB SS1 SS (
+ Er=4.4 H=0.5e-3 HU=2.54e-003
+ MET1=1.7241379 T1=2.5400e-005
+ RGH=0 )
```

## Shorted Stub, Electrical Length



### Netlist Format

An instance of a suspended stripline shorted stub with electrical length has the following netlist syntax:

```
Axxx n1 [n2] W=val E=val F=val COMPONENT=short_stub_electrical
SUBSTRATE=substrate_name
```

$n1$  is node attached to the shorted stub.  $n2$  is the optional reference node. The entry **COMPONENT=short\_stub\_electrical** identifies the element.

The entry **SUBSTRATE=substrate\_name** identifies the suspended stripline substrate model name selected for the design (see ["Selecting None for the Initial Substrate"](#) on page 36-23). See the ["Suspended Stripline \(SS\) Substrate Model"](#) on page 36-26 for information on this substrate type.

**Table 51: Suspended Stripline Shorted Stub with Electrical Length, Instance Parameters**

Parameter	Description	Units	Default
<b>W</b>	Conductor width	Meter	1e-3
<b>E</b>	Electrical length	Degree	45
<b>F</b>	Reference frequency for E	Hz	1e9

### Netlist Example


```
A7 Port1 0 W=0.005 E=45 F=5000000000
+ COMPONENT=shorted_stub_electrical SUBSTRATE=SS1
```

where SS1, the selected layout technology or substrate type, has a definition such as:

```
.SUB SS1 SS (
+ Er=4.4 H=0.5e-3 HU=2.54e-003
+ MET1=1.7241379 T1=2.5400e-005
+ RGH=0 )
```

## Transmission Line, Physical Length





### Netlist Format

An instance of a suspended stripline transmission line with physical length has the following netlist syntax:

```
Axxx n1 n2 [W=val] [P=val] COMPONENT=sstrl SUBSTRATE=substrate_name
```

$n1$  and  $n2$  are the names of the nodes attached to the transmission line. The entry **COMPONENT=sstrl** identifies the element as a suspended stripline transmission line with physical length.

The entry **SUBSTRATE=substrate\_name** identifies the suspended stripline substrate model name selected for the design (see ["Selecting None for the Initial Substrate"](#) on page 36-23). See the ["Suspended Stripline \(SS\) Substrate Model"](#) on page 36-26 for information on this substrate type.

**Table 52: Suspended Stripline Transmission Line with Physical Length, Instance Parameters**

Parameter	Description	Units	Default
<b>P</b>	Physical length	Meter	1e-3
<b>W</b>	Conductor width	Meter	1e-3


### Netlist Example

```
A23 Port1 Port2 W=1.2700e-004 P=0.001
+ COMPONENT=SSTRL SUBSTRATE=SS1
```

where SS1, the selected layout technology or substrate type, has a definition such as:

```
.SUB SS1 SS (
+ Er=4.4 H=0.5e-3 HU=2.54e-003
+ MET1=1.7241379 T1=2.5400e-005
+ RGH=0 )
```

### Transmission Line, Electrical Length



### Netlist Format

An instance of a suspended stripline transmission line with electrical length has the following netlist syntax:

```
Axxx n1 n2 W=val E=val F=val COMPONENT=sstrle SUBSTRATE=substrate_
name
```

*n1* and *n2* are the names of the nodes attached to the transmission line. The entry **COMPONENT=sstrle** identifies the element as a transmission line with electrical length.

The entry **SUBSTRATE=substrate\_name** identifies the suspended stripline substrate model name selected for the design (see ["Selecting None for the Initial Substrate"](#) below). See the ["Suspended Stripline \(SS\) Substrate Model"](#) on page 36-26 for information on this substrate type.

**Table 53: Transmission Line with Electrical Length,  
Instance Parameters**

Parameter	Description	Units	Default
<b>W</b>	Conductor width	Meter	1e-3
<b>E</b>	Electrical length	Degree	45
<b>F</b>	Reference frequency for E	Hz	1e9

### Netlist Example

```
A7 Port1 Port2 W=0.001 E=45 F=5000000000
+ COMPONENT=sstrle SUBSTRATE=SS1
```

where SS1, the selected layout technology or substrate type, has a definition such as:

```
.SUB SS1 SS (
+ Er=4.4 H=0.5e-3 HU=2.54e-003
+ MET1=1.7241379 T1=2.5400e-005
+ RGH=0 )
```

## Selecting None for the Initial Substrate

For Nexxim designs that are created with the **Schematic Editor**, the initial selection of a global substrate type is made on the **Choose Layout Technology** window that appears when you select Insert Nexxim Circuit Design on the Project menu.

However, no suspended stripline substrates are available in the **Choose Layout Technology** window.


If you wish to use a suspended stripline substrate, you must create it as a custom substrate type.

In the **Choose Layout Technology** window, click **None**. The design opens, but no substrate type is applied to instances of distributed elements until you create a custom substrate type.

See "[Creating a Custom Suspended Stripline Substrate](#)" below for details.

## Creating a Custom Suspended Stripline Substrate

To create a suspended stripline substrate definition, open the Nexxim design icon (e.g., "Nexxim1", then right-click the **Add Reference Data** field and select **Add Substrate Definition** to open the **Substrate Definition** window. Specify the name of your new substrate (the following example uses the name "SS\_Custom"):



Select **Suspended Stripline** as the Substrate Type. Complete the Dielectric and Metallization field information. Refer to the "[Suspended Stripline \(SS\) Substrate Model](#)" on the next page help topic for guidelines on defining suspended stripline substrates.


When the substrate definition is complete, click **OK**.

If you selected **None** for the global substrate type in the **Choose Layout Technology** window, the custom suspended stripline substrate becomes the global substrate type.

When an element is instantiated, it includes a **SUBSTRATE=substrate\_name** entry in its netlist syntax. **Electronics Desktop** automatically inserts the global *substrate\_name* into the internal netlist entry for the instantiated element.

## Selecting a Suspended Stripline Substrate at the Component Level

To specify a custom substrate type, or to change to a different predefined substrate type, you must make the assignment individually for each component. Double-click the distributed element to open the **Properties** window:





The **SUB** property identifies the substrate that is currently applied to the element. In the example above, a custom substrate type named “MS\_custom” appears as the value of the **SUB** property.

To change to a different substrate type, click in the **SUB** Value field and select the appropriate substrate name as the value of the **SUB** property. Then click **OK**.

**Note:** All distributed elements in a given design must use the same substrate type.

## Suspended Stripline (SS) Substrate Model



### Defining a Suspended Stripline Model

To add a suspended stripline substrate model to a new Nexxim design, you must add the definition to the set of substrate models.

To add a new substrate definition to an existing design, expand the **Project** icon, the **Design** icon. Right-click the **Data** icon and select **Add Substrate Definition** to open the **Substrate**



**Definition** window. Then add the substrate name and parameters as appropriate, and click **OK**. A substrate added in this manner requires you to specify the metallization parameters explicitly.

To edit the definition of a substrate, expand the **Project** icon, the **Design** icon, the **Data** icon. Click on the icon for the substrate you wish to edit to open the **Substrate Definition** window. Add or modify the substrate parameters as appropriate, then click **OK**.

### Suspended Stripline Substrate Model Netlist Format

The Ssuspended Stripline substrate model has the following netlist format:

```
.SUB substrate_name SS ( [ER=val] [TAND=val]
+ [H=val] [HU=val] [HL=val]
+ [MET1=val] [T1=val] [MET2=val] [T2=val] [MET3=val] [T3=val]
+ [RGH=val])
```

The *substrate\_name* is the name for the substrate type used in distributed elements that refer to this substrate definition. The entry **SS** is required to identify the Suspended Stripline substrate type. The **SS** identifier must immediately follow the *substrate\_name*.

Inside the parentheses, the labeled parameters may be entered in any order.

**Table 54: Ssuspended Stripline Substrate Parameters**

Parameter	Description	Unit	Default
<b>ER</b>	Dielectric constant $\leq 128$	None	4.5
<b>H</b>	Dielectric height	Meter	1e-3
<b>HU</b>	Height of upper air layer	Meter	1e-3
<b>HL</b>	Height of lower air layer	Meter	1e-3
<b>MET1, MET2, MET3</b>	Resistivity of metal layer 1, 2, 3	$\mu\text{Ohm-cm}$	0.0
<b>RGH</b>	RMS surface roughness	Meter	0.0
<b>T1, T2, T3</b>	Thickness of metal layer 1, 2, 3	Meter	0.0
<b>TAND</b>	Dielectric loss tangent, [0,0.1]	None	0.0

### Suspended Stripline Substrate Model Netlist Example

```
.SUB SS1 SS (
+Er=4.2 H=0.5e-3 HU=2.54e-003
+ MET1=1.7241 T1=2.54e-005
+ RGH=0)
```



## 37 - Switches


This topic describes the following controlled switches available in Nexxim.

"Current-Controlled Switch, ISPDT" below

"Voltage-Controlled Switch, VSPDT " on page 37-3

"Voltage-Controlled Switch, VSPST" on page 37-6

### Current-Controlled Switch, ISPDT



#### Netlist Format

An instance of a current-controlled single-pole, double throw switch has the netlist syntax:

```
Gxxx (n1 n2 n3 ) ISPDT PROBE=name [ROFF=val] [RON=val]
[IOFF=val] [ION=val] [AREA=val]
```

*n1* is the input node, *n2* and *n3* are the selectable output nodes. The control branch is specified with the name of a current probe or equivalent. The parentheses are required around the list of node names. The entry **ISPDT** identifies the element as a current-controlled SPDT switch.

**Table 1: Current-Controlled Switch, ISPDT Instance Parameters**

Parameter	Description	Units	Default
<b>ROFF</b>	Off resistance	Ohm	1e6
<b>RON</b>	On resistance	Ohm	1.0
<b>IOFF</b>	Control current for off state	Ampere	0.0
<b>ION</b>	Control current for on state	Ampere	1.0
<b>AREA</b>	Area scaling factor	None	1.0
<b>PROBE</b>	Name of the controlling current probe or voltage source	None	None

### Netlist Example

```
v1 c1 0 SIN(0 10 1e6) // Control source
R1 c1 0 1
Vn1 n1 0 10
Rn2 n2 0 10
Rn3 n3 0 10
G1 (n1 n2 n3) ispdt probe=v1
```

### Notes

1. In normal operation, **ION** is greater than **IOFF**. Output node *n2* is selected when control current **IC** is greater than or equal to **ION**, and output node *n3* is selected when **IC** is less than or equal to **IOFF**.
2. In inverted operation, **ION** is less than **IOFF**. Output node *n2* is selected when **IC** is less than or equal to **ION**, and output node *n3* is selected when **IC** is greater than or equal to **IOFF**.

### ISPDT Model Equations

For the ISPDT, G1 is the conductance between input node *n1* and output node *n2*. G2 is the conductance between input node *n1* and output node *n3*. By default, on-resistance RON equals 1Ω, off-resistance ROFF equals 10<sup>6</sup>Ω, and scale factor AREA equals 1. A conductance with value 1 mho turns on the connection between the corresponding input and output nodes. A conductance of 10<sup>-6</sup> mho blocks the connection between the corresponding input and output nodes.

If ((**ION** > **IOFF** && **IC** >= **ION**) || (**ION** < **IOFF** && **IC** <= **ION**)):

$$G1 = \frac{AREA}{RON}$$

[Output *n2* is on]

$$G2 = \frac{AREA}{ROFF}$$

[Output *n3* is off]

Else if ((**ION** > **IOFF** && **IC** <= **IOFF**) || (**ION** < **IOFF** && **IC** >= **IOFF**)):

$$G1 = \frac{AREA}{ROFF}$$

[Output *n2* is off]

$$G2 = \frac{AREA}{RON}$$

[Output n3 is on]

Else:

$$G1 = AREA * e^{(ag+b*icm-a*icm^3)}$$

[From n1 to n2]

$$G2 = AREA * e^{(ag+b1*icm-a1*icm^3)}$$

[From n1 to n3]

where:

$$di = ION - IOFF$$

$$dlg = \log\left(\frac{ROFF}{ROM}\right)$$

$$dlg1 = -dlg$$

$$a = \left(\frac{2*dlg}{di^3}\right)$$

$$b = \left(\frac{1.5*dlg}{di}\right)$$


$$a1 = \left(\frac{2*dlg1}{di^3}\right)$$

$$b1 = \left(\frac{1.5*dlg1}{di}\right)$$

$$ag = \frac{-\log(RON*ROFF)}{2}$$

$$icm = IC - (ION + IOFF) * 0.5$$

## Voltage-Controlled Switch, VSPDT



## Netlist Format

An instance of a voltage-controlled single-pole, double throw switch has the following netlist syntax:

```
Exxx (n1 n2 n3 n4 n5 ) VSPDT [ROFF=val] [RON=val] [VOFF=val]
[VON=val] [AREA=val]
```

*n1* is the input node, *n2* is the “OFF” output node, *n3* is the “ON” output node, *n4* and *n5* are the control nodes. The parentheses around the list of node names are required. The entry **VSPDT** identifies the element as a voltage-controlled SPDT switch.

**Table 2: Voltage-Controlled Switch, SPDT Instance Parameters**

Parameter	Description	Units	Default
<b>ROFF</b>	Off resistance	Ohm	1e6
<b>RON</b>	On resistance	Ohm	1.0
<b>VOFF</b>	Control voltage for off state	Volt	0.0
<b>VON</b>	Control voltage for on state	Volt	1.0
<b>AREA</b>	Area scaling factor	None	1.0

## Netlist Example

```
v1 c1 0 SIN(0 10 1e6) // Control voltage
R1 c1 0 1
Vn1 n1 0 10
Rn2 n2 0 10
Rn3 n3 0 10
E1 (n1 n2 n3 c1 0) vspdt
```

## Notes

1. In normal operation, **VON** is greater than or equal to **VOFF**. Output node *n3* is selected when control voltage **VC** is greater than or equal to **VON**, and output node *n2* is selected when **VC** is less than or equal to **VOFF**.
2. In inverted operation, **VON** is less than **VOFF**. Output node *n3* is selected when **VC** is less than or equal to **VON**, and output node *n2* is selected when **VC** is greater than or equal to **VOFF**.

### VSPDT Model Equations

For the VSPDT, G1 is the conductance between input node n1 and output node n3. G2 is the conductance between input node n1 and output node n2. By default, on-resistance RON equals 1Ω, off-resistance ROFF equals 10<sup>6</sup>Ω, and scale factor AREA equals 1. A conductance with value 1 mho turns on the connection between the corresponding input and output nodes. A conductance of 10<sup>-6</sup> mho blocks the connection between the corresponding input and output nodes.

If ((VON >= VOFF && VC >= VON) || (VON < VOFF && VC <= VON)):

$$G1 = \frac{AREA}{RON}$$

[Output n3 is on]

$$G2 = \frac{AREA}{ROFF}$$

[Output n2 is off]

Else if ((VON >= VOFF && VC <= VOFF) || (VON < VOFF && VC >= VOFF)):

$$G1 = \frac{AREA}{ROFF}$$

[Output n3 is off]

$$G2 = \frac{AREA}{RON}$$

[Output n2 is on]

Else:

$$G1 = AREA * e^{(ag + b * vcm - a * vcm^3)}$$

[From n1 to n3]

$$G2 = AREA * e^{(ag + b1 * vcm - a1 * vcm^3)}$$

[From n1 to n2]

where:

$$dv = VON - VOFF$$

$$dlg = \log\left(\frac{ROFF}{ROM}\right)$$

$$dlg1 = -dlg$$

$$a = \left(\frac{2*dlg}{dv^3}\right)$$

$$b = \left(\frac{1.5*dlg}{dv}\right)$$

$$a1 = \left(\frac{2*dlg1}{dv^3}\right)$$

$$b1 = \left(\frac{1.5*dlg1}{dv}\right)$$

$$ag = \frac{-\log(RON*ROFF)}{2}$$

$$vcm = VC - (VON + VOFF) * 0.5$$

## Voltage-Controlled Switch, VSPST



### Netlist Format

```
Sxxx (n1 n2 n3 n4 ) [modelname]
```

```
.MODEL modelname VSWITCH [( ) [parameter=val] ... ( )]
```

*N1* is the input node, *n2* is the output node, *n3* is the positive control node, and *n4* is the negative control node. **VSWITCH** (or alternatively **SW**) identifies the element as a voltage controlled SPST switch.



**Table: Voltage-Controlled Switch, VSPST Instance Parameters**

Parameter	Description	Default Value [Unit]
<b>Von</b>	Control voltage for ON state	1 [V]
<b>Voff</b>	Control voltage of OFF state	0 [V]
<b>Ron</b>	ON state resistance	1 [Ohm]
<b>Roff</b>	OFF state resistance	1e6 [Ohm]
<b>Vh</b>	Threshold voltage	0 [V]
<b>Vt</b>	Hysteresis voltage	0 [V]
<b>Td</b>	Time delay	0 [s]

When the parameter Vh is specified the switch with hysteresis is loaded (short-transition model in pspice).

### Switch Equations

In the following equations:

- $V_c$  = voltage across control nodes
- $L_m$  = log-mean of resistor values =  $\ln((R_{on} * R_{off})^{1/2})$
- $L_r$  = log-ratio of resistor values =  $\ln(R_{on}/R_{off})$
- $V_m$  = mean of control voltages =  $(V_{on}+V_{off})/2$
- $V_d$  = difference of control voltages =  $V_{on}-V_{off}$
- $k$  = Boltzmann's constant
- $T$  = analysis temperature (°K)
- $S_s$  = switch state
- $R_s$  = switch resistance

### Variable Resistance Equations for Switch Resistance

For  $V_{on} > V_{off}$ :

- if  $V_c > V_{on}$ , then  $R_s = R_{on}$
- if  $V_c < V_{off}$ , then  $R_s = R_{off}$
- if  $V_{off} < V_c < V_{on}$ , then

$$R_s = \exp\left(L_m + \frac{3L_r(V_c - V_m)}{2V_d} - \frac{2L_r(V_c - V_m)^3}{V_d^3}\right)$$

For  $V_{on} < V_{off}$

- if  $V_c < V_{on}$ , then  $R_s = R_{on}$
- if  $V_c > V_{off}$ , then  $R_s = R_{off}$
- if  $V_{off} > V_c > V_{on}$ , then

$$R_s = \exp\left(L_m - \frac{3L_r(V_c - V_m)}{2V_d} + \frac{2L_r(V_c - V_m)^3}{V_d^3}\right)$$

### Hysteresis Transition Equations for Switch Resistance

If  $S_s = \text{off}$

- for  $V_c \geq V_T + V_H$
- then  $R_s = R_{on}$  and  $S_s = \text{on}$

Else if  $S_s = \text{on}$

- for  $V_c < V_t - V_h$
- then  $R_s = R_{off}$  and  $S_s = \text{off}$

Else use the current state (i.e.,  $R_s = R_s$  and  $S_s = S_s$ )

## 38 - System

This topic describes the behavioral components available for Nexsys simulation. These components are available from **System** folder under the **Components** tab in the **Project** window when a Circuit design is active in the **Schematic Editor**.

**The topics for this section include:**

- "AMI Transceivers " on page 38-3
- "CDMA/IS-95 " on page 38-8
- "Channels " on page 38-26
- "Coders/Decoders " on page 38-46
- "Data Converters " on page 38-106
- "Demodulators " on page 38-127
- "Digital Filters " on page 38-148
- "Digital Logic " on page 38-167
- "Equalizers" on page 38-190
- "Fixed-Point " on page 38-208
- "Frequency Synthesizers " on page 38-236
- "IEEE802dot11a" on page 38-252
- "Math, Complex " on page 38-315
- "Math, Exponential " on page 38-325
- "Math, Logarithm " on page 38-333
- "Math, Precision " on page 38-336
- "Math, Real " on page 38-342
- "Math, Transforms " on page 38-351
- "Math, Trigonometry " on page 38-354
- "Miscellaneous " on page 38-364
- "Modulators " on page 38-420
- "Nonlinear RF " on page 38-443
- "Probes " on page 38-453

["Sources "](#) on page 38-486

["WCDMA Multi-Antenna "](#) on page 38-530

["WCDMA Rake Receiver "](#) on page 38-539

["WCDMA Transmitter "](#) on page 38-570


## AMI Transceivers

This topic describes the following System components:

[AMI Receiver \(AMIRX\)](#)

["AMI Transmitter \(AMITX\)"](#) on page 38-6

## AMI Receiver (AMIRX)



Property	Description	Units	Default	Range/Type
<b>LIBRARY</b>	AMI receiver library file	None	None	File reference
<b>PARAMETERS_FILE</b>	AMI receiver parameters file	None	None	File reference
<b>NAME</b>	Name of the associated AMI transmitter enclosed in quotes	None	None	String
<b>BLOCK_SIZE</b>	Block size	None	1000	[1, MAXINT]/Integer
<b>UI</b>	Unit interval	s	1e-9	(0, Inf]/Real
<b>RIN1</b>	Input1 impedance	Ohm	Inf	(0, Inf]/Real
<b>RIN2</b>	Input2 impedance	Ohm	Inf	(0, Inf]/Real
<b>ROUT1</b>	Output1 impedance	Ohm	0	[0, Inf)/Real
<b>ROUT2</b>	Output2 impedance	Ohm	0	[0, Inf)/Real
<b>Ports</b>				
<b>Input</b>	Input signal (real)			
<b>Output</b>	Output signal (real)			

### Notes

1. This is an IBIS AMI Receiver model. The user supplies the model equations and parameter values in files.

### Netlist Form

```
AAMIRX:NAME in1 in2 out1 out2 Nexsys_component=amirx LIBRARY='file_
reference' PARAMETERS='file_reference'
NAME="string" BLOCK_SIZE=val UI=val [Rin1=val] [Rin2=val]
[Rout1=val] [Rout2=val]
```


### Netlist Example

```
AAMIRX:3 net11 net12 net34 net35 Nexsys_component=amirx
+ LIBRARY='AMI_receiver.txt'

+ PARAMETERS='AMI_receiver_params.txt'

+ NAME="amitx1"
+ BLOCK_SIZE=1000 UI=1e-9
```

## AMI Transmitter (AMITX)



Property	Description	Units	Default	Range/Type
<b>LIBRARY</b>	AMI transmitter library file	None	None	File reference
<b>PARAMETERS_FILE</b>	AMI transmitter parameters file	None	None	File reference
<b>NAME</b>	Name of the AMI transmitter enclosed in quotes	None	None	String
<b>BLOCK_SIZE</b>	Block size	None	1000	[1, MAXINT]/Integer
<b>UI</b>	Unit interval	s	1e-9	(0, Inf]/Real
<b>STEP_RESP_NUM_UI</b>	Number of unit intervals to run step response	None	10	[1, MAXINT]/Integer
<b>RIN1</b>	Input1 impedance	Ohm	Inf	(0, Inf]/Real
<b>RIN2</b>	Input2 impedance	Ohm	Inf	(0, Inf]/Real
<b>ROUT1</b>	Output1 impedance	Ohm	0	[0, Inf)/Real
<b>ROUT2</b>	Output2 impedance	Ohm	0	[0, Inf)/Real
<b>Ports</b>				
<b>Input</b>	Input signal (real)			
<b>Output</b>	Output signal (real)			

### Notes

1. This is an IBIS AMI Transmitter model. The user supplies the model equations and parameter values in files.

### Netlist Form

```
AAMITX:NAME in1 in2 out1 out2 Nexsys_component=amitx LIBRARY='file_reference' PARAMETERS='file_reference'
```



```
NAME="string" BLOCK_SIZE=val UI=val STEP_RESP_NUM_UI=val  
[Rin1=val] [Rin2=val] [Rout1=val] [Rout2=val]
```

**Netlist Example**

```
AAMITX:5 net5 net6 net31 net32 Nexsys_component=amitx  
+ LIBRARY='AMI_transmitter.txt'  
  
+ PARAMETERS='AMI_transmitter_params.txt'  
  
+ NAME="amitx1"  
+ BLOCK_SIZE=1000 UI=1e-9  
+ STEP_RESP_NUM_UI=20
```

## CDMA/IS-95

This topic describes the following System components:

["IS-95 Access Channel Block Deinterleaver \(ACCBD95\)"](#) on the facing page

["IS-95 Access Channel Block Interleaver \(ACCBI95\)"](#) on page 38-10

["IS-95 Add 8-Bit Tail Bits for Initializing Convolutional Coder \(CCTAIL95\)"](#) on page 38-11

["IS-95 Finite Impulse Response Filter \(FIRIS95\)"](#) on page 38-12

["IS-95 Frame Quality Indicator \(FQI95\)"](#) on page 38-14

["IS-95 Forward Traffic Channel Block Deinterleaver \(FTCBD95\)"](#) on page 38-15

["IS-95 Forward Traffic Channel Block Interleaver \(FTCBI95\)"](#) on page 38-16

["IS-95 Long Code Generator \(LONGCD95\)"](#) on page 38-17

["IS-95 Reverse Traffic Channel Block Deinterleaver \(RTCBD95\)"](#) on page 38-19

["IS-95 Reverse Traffic Channel Block Interleaver \(RTCBI95\)"](#) on page 38-20

["IS-95 Synchronization Channel Block Deinterleaver \(SYNCBD95\)"](#) on page 38-21

["IS-95 Synchronization Channel Block Interleaver \(SYNCBI95\)"](#) on page 38-22

["Walsh Function Demodulator \(WALSHDEM\) "](#) on page 38-23

["Walsh Function Generator \(WALSHGEN\) "](#) on page 38-24

["Walsh Function Modulator \(WALSHMOD\) "](#) on page 38-25

## IS-95 Access Channel Block Deinterleaver (ACCBD95)



Property	Description	Units	Default	Range/Type
<b>RIN</b>	Input impedance	Ohm	Inf	(0, Inf]/Real
<b>ROUT</b>	Output impedance	Ohm	0	[0, Inf)/Real
<b>Ports</b>				
<b>Input</b>	Input signal (real)			
<b>Output</b>	Output signal (real)			

### Notes

1. This model implements an IS-95 block deinterleaver for the access channel (Reference 1).

### Netlist Form

```
AACCBD95:Name n1 n2 nexsys_component=ACCBD95 [Rin=Val]
[Rout=Val]
```


### Netlist Example

```
AACCBD95:1 1 2 nexsys_component=ACCBD95
```

### References

1. "Mobile-Station Compatibility Standard for Dual-Mode Wideband Spread Spectrum Cellular System" TIA/EIA/IS-95-A, May 1995.

## IS-95 Access Channel Block Interleaver (ACCBI95)



Property	Description	Units	Default	Range/Type
<b>RIN</b>	Input impedance	Ohm	Inf	(0, Inf]/Real
<b>ROUT</b>	Output impedance	Ohm	0	[0, Inf)/Real
<b>Ports</b>				
<b>Input</b>	Input signal (real)			
<b>Output</b>	Output signal (real)			

### Netlist Form

```
AACCBI95:Name n1 n2 nexsys_component=ACCBI95 [Rin=Val]
[Rout=Val]
```

### Netlist Example

```
AACCBI95:1 1 2 nexsys_component=ACCBI95
```


### Notes

1. This model implements an IS-95 block interleaver for the access channel. The first 576 symbols at a fixed rate 4800 Hz is interleaved according to IS-95 specifications (Reference 1)

### References

1. "Mobile-Station Compatibility Standard for Dual-Mode Wideband Spread Spectrum Cellular System" TIA/EIA/IS-95-A, May 1995.

## IS-95 Add 8-Bit Tail Bits for Initializing Convolutional Coder (CCTAIL95)



Property	Description	Units	Default	Range/Type
<b>FDR</b>	Frame Data Rate	Hz	1200	[1200Hz, 9600]/Real
<b>RIN</b>	Input impedance	Ohm	Inf	(0, Inf]/Real
<b>ROUT</b>	output Impedance	Ohm	0	[0, Inf)/Real
<b>Ports</b>				
<b>Input</b>	Input signal (real)			
<b>Output</b>	Output signal (real)			

### Notes

1. This model adds the IS-95 tail bits to initialize the convolutional coder (Reference 1). Because eight tail bits have been added for 9600 Hz, 88 bits for 4800 Hz, 40 bits for 2400 Hz, 16 bits for 1200 Hz, the ratio of the output bit rate to input bit rate is 192/184, 96/88, 48/40, 24/16 for 9600Hz, 4800Hz, 2400Hz, and 1200Hz respectively.

### Netlist Form

```
ACCTAIL95:Name n1 n2 nexsys_component=CCTAIL95 FDR=val
[Rin=Val] [Rout=Val]
```


### Netlist Example

```
ACCTAIL95:1 1 2 nexsys_component=CCTAIL95 FDR=9600Hz
```

### References

1. "Mobile-Station Compatibility Standard for Dual-Mode Wideband Spread Spectrum Cellular System" TIA/EIA/IS-95-A, May 1995.

## IS-95 Finite Impulse Response Filter (FIRIS95)



Property	Description	Units	Default	Range/Type
<b>RIN</b>	Input impedance	Ohm	Inf	(0, Inf]/Real
<b>ROUT</b>	Output impedance	Ohm	0	[0, Inf)/Real
<b>Ports</b>				
<b>Input</b>	Input signal (real)			
<b>Output</b>	Output signal (real)			

### Notes

1. This model implements a 48-tap FIR filter based on the IS-95 specifications (Ref 1).
2. The input signal must have a sampling rate of 4.9152MHz.
3. The filter taps of the impulse response  $h[n]$  follow:

$h[0] = h[47] = -0.025288315$   
 $h[1] = h[46] = -0.034167931$   
 $h[2] = h[45] = -0.035752323$   
 $h[3] = h[44] = -0.016733702$   
 $h[4] = h[43] = 0.021602514$   
 $h[5] = h[42] = 0.064938487$   
 $h[6] = h[41] = 0.091002137$   
 $h[7] = h[40] = 0.081894974$   
 $h[8] = h[39] = 0.037071157$   
 $h[9] = h[38] = -0.021998074$   
 $h[10] = h[37] = -0.060716277$   
 $h[11] = h[36] = -0.051178658$   
 $h[12] = h[35] = 0.007874526$   
 $h[13] = h[34] = 0.084368728$   
 $h[14] = h[33] = 0.126869306$   
 $h[15] = h[32] = 0.094528345$   
 $h[16] = h[31] = -0.012839661$   
 $h[17] = h[30] = -0.143477028$

$h[18] = h[29] = -0.211829088$   
 $h[19] = h[28] = -0.140513128$   
 $h[20] = h[27] = 0.094601918$   
 $h[21] = h[26] = 0.441387140$   
 $h[22] = h[25] = 0.785875640$   
 $h[23] = h[24] = 1.0$

### Netlist Form

```
AFIRIS95:Name n1 n2 nexsys_component=FIRIS95 [Rin=val]  
[Rout=val]
```


### Netlist Example

```
AFIRIS95:1 1 2 nexsys_component=FIRIS95
```

### References

1. "Mobile-Station Compatibility Standard for Dual-Mode Wideband Spread Spectrum Cellular System" TIA/EIA/IS-95-A, May 1995.

## IS-95 Frame Quality Indicator (FQI95)



Property	Description	Units	Default	Range/Type
<b>FDR</b>	Frame Data Rate	Hz	4800	4800 or 9600
<b>RIN</b>	Input impedance	Ohm	Inf	(0, Inf]/Real
<b>ROUT</b>	Output impedance	Ohm	0	[0, Inf)/Real
<b>Ports</b>				
<b>Input</b>	Input signal (real)			
<b>Output</b>	Output signal (real)			

### Notes

1. The ratio of output bit rate and input bit rate is 184/172 for 9600Hz, 88/80 for 4800Hz.
2. This model adds the IS-95 frame quality indicator bits to the input signal (reference 1).

### Netlist Form

```
AFQI95:Name n1 n2 FDR=val nexsys_component=FQI95 [Rin=val]
[Rout=val]
```

### Netlist Example


```
AFQI95:1 1 2 nexsys_component=FQI95 FDR=9600Hz
```

### References

1. "Mobile-Station Compatibility Standard for Dual-Mode Wideband Spread Spectrum Cellular System" TIA/EIA/IS-95-A, May 1995.



## IS-95 Forward Traffic Channel Block Deinterleaver (FTCBD95)



Property	Description	Units	Default	Range/Type
<b>FDR</b>	Frame Data Rate	Hz	9600	[1200 9600]/Integer
<b>RIN</b>	Input impedance	Ohm	Inf	(0, Inf]/Real
<b>ROUT</b>	Output impedance	Ohm	0	[0, Inf)/Real
<b>Ports</b>				
<b>Input</b>	Input signal (real)			
<b>Output</b>	Output signal (real)			

### Notes

1. This model implements an IS-95 block deinterleaver that only supports the four traffic rates: 1200Hz, 2400Hz, 4800Hz, and 9600Hz. The data at each rate (384 symbols) is deinterleaved according to IS-95 specifications (Reference 1).

### Netlist Form

```
AFTCBD95:Name n1 n2 nexsys_component=FTCBD95 FDR=val [Rin=val]
[Rout=val]
```


### Netlist Example

```
AFTCBD95:1 1 2 nexsys_component=FTCBD95 FDR=9600Hz
```

### References

1. "Mobile-Station Compatibility Standard for Dual-Mode Wideband Spread Spectrum Cellular System" TIA/EIA/IS-95-A, May 1995.

## IS-95 Forward Traffic Channel Block Interleaver (FTCBI95)



Property	Description	Units	Default	Range/Type
<b>FDR</b>	Frame Data Rate	Hz	9600	[1200 9600]/Integer
<b>RIN</b>	Input impedance	Ohm	Inf	(0, Inf]/Real
<b>ROUT</b>	Output Impedance	Ohm	0	[0, Inf)/Real
<b>Ports</b>				
<b>Input</b>	Input signal (real)			
<b>Output</b>	Output signal (real)			

### Notes

1. This model implements an IS-95 block interleaver that only supports the four traffic rates: 1200Hz, 2400Hz, 4800Hz, and 9600Hz. The first 384 symbols at each rate are interleaved according to IS-95 specifications (Reference 1).

### Netlist Form

```
AFTCBI95:Name n1 n2 nexsys_component=FTCBI95 FDR=val [Rin=val]
[Rout=val]
```


### Netlist Example

```
AFTCBI95:1 1 2 nexsys_component=FTCBI95 FDR=9600Hz
```

### References

1. "Mobile-Station Compatibility Standard for Dual-Mode Wideband Spread Spectrum Cellular System" TIA/EIA/IS-95-A, May 1995.

## IS-95 Long Code Generator (LONGCD95)



Property	Description	Units	Default	Range/Type
<b>NB</b>	Number of bits	None	100	[0,INF)/Integer
<b>BR</b>	Output bit rate	MHz	1.2288	[0,INF)/Real
<b>INITIAL_CONTENT</b>	Initial contents of the shift register in decimal	None	1	[0,INF)/Integer
<b>File</b>	Name of the external file with the tap connections of the shift register	None	Required	String
<b>ROUT</b>	Output impedance	Ohm	0	[0, Inf)/Real
<b>Ports</b>				
<b>Output</b>	Output signal (real)			

### Notes

1. The file name must have a .dsp extension, and must be in DSP format:

*xy*

*fm1 sbn1*

...

*fmN sbnN*

Where the first column is the frequency offset in Hz and the second column is the sideband noise in dB. For example:

*xy*

*100 -80*

*1000 -90*

...

2. This model implements the IS-95 long code sequence generator.

### Notes

```
ALONGCD95:Name n1 nexsys_component=LONGCD95 NB=val BR=val  
INITIAL_CONTENT=val [Rout=Val]
```


### Netlist Example

```
ALONGCD95:1 1 nexsys_component=LONGCD95 NB=100 BR=1.2288MHz  
INITIAL_CONTENT=97023
```

### References

1. "Mobile-Station Compatibility Standard for Dual-Mode Wideband Spread Spectrum Cellular System" TIA/EIA/IS-95-A, May 1995.

## IS-95 Reverse Traffic Channel Block Deinterleaver (RTCBD95)



Property	Description	Units	Default	Range/Type
<b>FDR</b>	Frame Data Rate	Hz	9600	[1200, 9600]/Real
<b>RIN</b>	Input impedance	Ohm	Inf	(0, Inf]/Real
<b>ROUT</b>	Output impedance	Ohm	0	[0, Inf)/Real
<b>Ports</b>				
<b>Input</b>	Input signal (real)			
<b>Output</b>	Output signal (real)			

### Notes

1. This model implements an IS-95 block de-interleaver that only supports the four traffic rates: 1200Hz, 2400Hz, 4800Hz, and 9600Hz. The data at each rate is de-interleaved according to IS-95 specifications (Reference 1).

### Netlist Form

```
ARTCBD95:Name n1 n2 nexsys_component=RTCBD95 FDR=val [Rin=Val]
[Rout=Val]
```

### Netlist Example

```
ARTCBD95:1 1 2 nexsys_component=RTCBD95 FDR=9600Hz
```

### References

1. "Mobile-Station Compatibility Standard for Dual-Mode Wideband Spread Spectrum Cellular System" TIA/EIA/IS-95-A, May 1995.

## IS-95 Reverse Traffic Channel Block Interleaver (RTCBI95)



Property	Description	Units	Default	Range/Type
<b>FDR</b>	Frame Data Rate	Hz	9600	[1200, 9600]/Real
<b>RIN</b>	Input impedance	Ohm	Inf	(0, Inf]/Real
<b>ROUT</b>	Output impedance	Ohm	0	[0, Inf)/Real
<b>Ports</b>				
<b>Input</b>	Input signal (real)			
<b>Output</b>	Output signal (real)			

### Notes

1. This model implement an IS-95 block interleaver that only supports the four traffic rates: 1200Hz, 2400Hz, 4800Hz, and 9600Hz. The first 576 symbols at each rate is interleaved according to IS-95 specifications (Reference 1).

### Netlist Form

```
ARTCBI95:Name n1 n2 nexsys_component=RTCBI95 FDR=val [Rin=Val]
[Rout=Val]
```


### Netlist Example

```
ARTCBI95:1 1 2 nexsys_component=RTCBI95 FDR=9600Hz
```

### References

1. "Mobile-Station Compatibility Standard for Dual-Mode Wideband Spread Spectrum Cellular System" TIA/EIA/IS-95-A, May 1995.

## IS-95 Synchronization Channel Block Deinterleaver (SYNCBD95)



Property	Description	Units	Default	Range/Type
<b>RIN</b>	Input impedance	Ohm	Inf	(0, Inf]/Real
<b>ROUT</b>	Output impedance	Ohm	0	[0, Inf]/Real
<b>Ports</b>				
<b>Input</b>	Input signal (real)			
<b>Output</b>	Output signal (real)			

### Notes

1. This model implements an IS-95 block deinterleaver for the IS-95 synchronization channel (Reference 1).

### Netlist Form

```
ASYN CBD95:Name n1 n2 nexsys_component=SYNCBD95 [Rin=Val]
[Rout=Val]
```


### Netlist Example

```
ASYN CBD95:1 1 2 nexsys_component=SYNCBD95
```

### References

1. "Mobile-Station Compatibility Standard for Dual-Mode Wideband Spread Spectrum Cellular System" TIA/EIA/IS-95-A, May 1995.

## IS-95 Synchronization Channel Block Interleaver (SYNCBI95)



Property	Description	Units	Default	Range/Type
<b>RIN</b>	Input impedance	Ohm	Inf	(0, Inf]/Real
<b>ROUT</b>	Output impedance	Ohm	0	[0, Inf)/Real
<b>Ports</b>				
<b>Input</b>	Input signal (real)			
<b>Output</b>	Output signal (real)			

### Notes

1. This model implements an IS-95 block interleaver for the IS-95 synchronization channel. The first 128 symbols at a fixed rate 4800Hz are interleaved according to IS-95 specifications (Reference 1).

### Netlist Form

```
ASYNCCI9:Name5 n1 n2 nexsys_component=SYNCBI95 [Rin=Val] [Rout=Val]
```

### Netlist Example


```
ASYNCCI95:1 1 2 nexsys_component=SYNCBI95
```

### References

1. "Mobile-Station Compatibility Standard for Dual-Mode Wideband Spread Spectrum Cellular System" TIA/EIA/IS-95-A, May 1995.



## Walsh Function Demodulator (WALSHDEM)



Property	Description	Units	Default	Range/Type
<b>N</b>	Walsh Order	None	6	[0, Inf)/Integer
<b>RIN</b>	Input impedance	Ohm	Inf	(0, Inf]/Real
<b>ROUT</b>	Output impedance	Ohm	0	[0, Inf)/Real
<b>WF_NUM</b>	Walsh Function Number	None	0	[0, 2 <sup>N</sup> -1)/Real
<b>Ports</b>				
<b>Input</b>	Input signal (real)			
<b>Output</b>	Output signal (real)			

### Notes

This model interprets the incoming signal as a binary signal. An input greater than 0.5V is interpreted as a 1; any other input level is interpreted as a 0. The Walsh function demodulator takes  $2^N$  samples at a time, and correlates (XORs) them with the corresponding  $2^N$  Walsh functions specified by **WF\_NUM**. If the sum of the correlated samples is greater than  $2N^2$ , the output is 1; otherwise, the output is 0. The timestep of the output is  $2^N$  times the size of the input step.

### Netlist Form

```
AWALSHDEM:Name n1 n2 nexsys_component=WALSHDEM N=val
WF_NUM=val [Rin=val] [Rout=val]
```


### Netlist Example

```
AWALSHDEM:1 1 2 nexsys_component=WALSHDEM N=6 WF_NUM=24
```

### References

1. "Mobile-Station Compatibility Standard for Dual-Mode Wideband Spread Spectrum Cellular System" TIA/EIA/IS-95-A, May 1995.

## Walsh Function Generator (WALSHGEN)



Property	Description	Units	Default	Range/Type
<b>N</b>	Number of bits per modulation symbol	None	6	[0, Inf)/Integer
<b>WF_NUM</b>	Number of the Walsh function	None	0	[0, 2 <sup>N</sup> -1)/Real
<b>NUM_SYMBOLS</b>	Number of modulation symbols	None	100	[0, Inf)/Integer
<b>BR</b>	Bit rate at the output	MHz	1.2288	([0, Inf)/Real
<b>ROUT</b>	Output impedance	Ohm	0	[0, Inf)/Real
<b>Ports</b>				
<b>Output</b>	Output signal (real)			

### Notes

1. This model generates **NUM\_SYMBOL** modulation symbols. Each modulation symbol is composed of 2<sup>N</sup> bits. The modulation symbol generated is based on the Walsh function (Reference 1) number **WF\_NUM** which selects a modulation symbol out of 2<sup>N</sup> modulation symbols.

### Netlist Form

```
AWALSHGEN:Name n1 nexsys_component=WALSHGEN N=val WF_NUM=val
NUM_SYMBOLS=val BR=val [Rout=Val]
```

### Netlist Example


```
AWALSHGEN 1 nexsys_component=WALSHGEN N=6 WF_NUM=0
NUM_SYMBOLS=100 BR=1.2288MHZ
```

In this example, 20 samples are read on the input signal to **Output1** at n = 2 followed by 30 samples to **Output2** at n = 3 followed by 20 samples to **Output1** and so on until no more samples exist at the input port.

### References

1. "Mobile-Station Compatibility Standard for Dual-Mode Wideband Spread Spectrum Cellular System" TIA/EIA/IS-95-A, May 1995.

## Walsh Function Modulator (WALSHMOD)



Property	Description	Units	Default	Range/Type
<b>N</b>	Walsh Order	None	6	(0, Inf]/Integer
<b>RIN</b>	Input impedance	Ohm	Inf	(0, Inf]/Real
<b>ROUT</b>	Output impedance	Ohm	0	[0, Inf]/Real
<b>WF_NUM</b>	Walsh Function Number	None	0	[0, 2 <sup>N</sup> -1)/Real
<b>Ports</b>				
<b>Input</b>	Input signal (real)			
<b>Output</b>	Output signal (real)			

### Notes

This model interprets the incoming signal as a binary signal. An input greater than 0.5V is interpreted as a 1; any other input level is interpreted as a 0. The Walsh Function Modulator divides the input sample into  $2^N$  samples, each with the same amplitude as the input signal, but with a timestep that is reduced  $2^N$  times. It then correlates (XORs) them with the corresponding  $2^N$  Walsh functions specified by **WF\_NUM** to produce the output.

### Netlist Form

```
AWALSHMOD:Name n1 n2 nexsys_component=WALSHMOD N=val
WF_NUM=val [Rin=Val] [Rout=Val]
```

### Netlist Example

```
AWALSHMOD:1 1 2 nexsys_component=WALSHMOD N=6 WF_NUM=0
```

### References

1. "Mobile-Station Compatibility Standard for Dual-Mode Wideband Spread Spectrum Cellular System" TIA/EIA/IS-95-A, May 1995.

## Channels

This topic describes the following System components:

["Additive White Gaussian Noise, Real \(AWGN\)"](#) on the facing page

["Additive White Gaussian Noise with Average Input Power, Real \(AWGNIP\)"](#) on page 38-29

["Additive White Gaussian Noise, Complex \(CAWGN\)"](#) on page 38-31

["Additive White Gaussian Noise with Average Input Power, Complex \(CAWGNIP\)"](#) on page 38-33

["Indoor Channel \(INDOORCH\)"](#) on page 38-35

["Multipath Channel, Constant Gains and Integer Delays \(MNCH\)"](#) on page 38-36

["Multipath Rayleigh Fading Channel \(MRFC\)"](#) on page 38-38

["Multipath Rayleigh Fading Channel, Integer Delays \(MRFCH\)"](#) on page 38-42

## Additive White Gaussian Noise, Real (AWGN)



Property	Description	Units	Default	Range/Type
<b>SNR</b>	The average input power to average noise power ratio in dB	dB	10	[-200, 200]/Real
<b>NSAMP</b>	The number of samples used for signal power measurement	None	100	[1, Inf)/Integer
<b>SEED</b>	Random seed	None	0	[0, Inf)/Integer
<b>RIN</b>	Input impedance	Ohm	Inf	(0, Inf)/Real
<b>ROUT</b>	Output impedance	Ohm	0	[0, Inf)/Real
<b>Ports</b>				
<b>Input</b>	Input signal (real)			
<b>Output</b>	Output signal (real)			

### Notes

1. This model can be used to perform a sample-by-sample addition of a real input signal and a zero mean White Gaussian noise.
2. Let the discrete input signal at  $t = lT_s$  ( $l = 0, 1, 2, \dots$ ) be  $x(l)$ , where  $T_s$  is the sampling interval. And let the zero mean White Gaussian noise be  $n(l)$ . The output signal can be expressed as

$$z(l) = x(l) + n(l) \quad (1)$$

3. The average power of the input signal is defined by

$$P_{in} = \frac{1}{N} \sum_{l=0}^{N-1} [x(l)]^2 \quad (2)$$

where  $N$  is the number of samples to calculate average power, i.e., the parameter  $NSAMP$  of this model. Thus, the average noise power can be given by

$$P_{noise} = \frac{P_{in}}{10^{\frac{SNR}{10}}} \quad (3)$$

Therefore, a zero mean noise with variance  $P_{noise}$  is randomly generated and added to the input signal.


### Netlist Form

```
AAWGN:NAME n1 n2 nexsys_component=AWGN SNR=val [NSAMP=val]
[SEED=val] [RIN=val] [ROUT=val]
```

### Example

```
AAWGN:1 1 2 nexsys_component=AWGN SNR=10
```

## Additive White Gaussian Noise with Average Input Power, Real (AWGNIP)



Property	Description	Units	Default	Range/Type
<b>SNR</b>	The average input power to average noise power ratio in dB	dB	10	[-200, 200)/Real
<b>SEED</b>	Random seed	None	0	[0, Inf)/Integer
<b>RIN1</b>	Input1 impedance	Ohm	Inf	(0, Inf)/Real
<b>RIN2</b>	Input2 impedance	Ohm	0	(0, Inf)/Real
<b>ROUT</b>	Output impedance	Ohm	0	[0, Inf)/Real
<b>Ports</b>				
<b>Input1</b>	Input1 signal (real)			
<b>Input2</b>	Average input power (real)			
<b>Output</b>	Output signal (real)			

### Notes

1. This model can be used to perform a sample-by-sample addition of a real input signal and a zero mean White Gaussian noise.
2. Let the discrete input signal at  $t = lT_S$  ( $l = 0, 1, 2, \dots$ ) be  $x(l)$ , where  $T_S$  is the sampling interval. And let the zero mean White Gaussian noise be  $n(l)$ . The output signal can be expressed as

$$z(l) = x(l) + n(l) \quad (1)$$

3. The average power of the input signal can be obtained at the second input. Define that  $T_p$  is the sample interval at this input. Assuming the current sample at the first input is  $x(l)$ , use the  $k$ th sample at the second input port as the input power  $P_{in}$  if  $kT_p \leq l \cdot T_S \leq (k+1) \cdot T_p$ .

Thus, the average noise power can be given by

$$P_{noise} = \frac{P_{in}}{10^{\frac{SNR}{10}}} \quad (2)$$

Therefore, a zero mean noise with variance  $T_{noise}$  is randomly generated and added to the input signal.

### Netlist Form


```
AAWGNIP:NAME n1 n2 n3 nexsys_component=AWGNIP SNR=val  
[SEED=val] [RIN1=val] [RIN2=val] [ROUT=val]
```

### Netlist Example

```
AAWGNIP:1 1 2 3 nexsys_component=AWGNIP SNR=10
```



## Additive White Gaussian Noise, Complex (CAWGN)



Property	Description	Units	Default	Range/Type
<b>SNR</b>	The average input power to average noise power ratio in dB	dB	10	[-200, 200]/Real
<b>NSAMP</b>	The number of samples used for signal power measurement	None	100	[1, Inf)/Integer
<b>SEED</b>	Random seed	None	0	[0, Inf)/Integer
<b>RIN</b>	Input impedance	Ohm	Inf	(0, Inf)/Real
<b>ROUT</b>	Output impedance	Ohm	0	[0, Inf)/Real
<b>Ports</b>				
<b>Input</b>	Input signal in complex envelope format (complex)			
<b>Output</b>	Output signal in complex envelope format (complex)			

### Notes

1. This model can be used to perform a sample-by-sample addition of a complex input signal and a complex zero mean White Gaussian noise.
2. Let the discrete input signal at  $t = lT_S$  ( $l = 0, 1, 2$ ) be

$$x(l) = x_r(l) + jx_i(l) \quad (1)$$

where  $T_S$  is the sampling interval. And let the complex zero mean White Gaussian noise be

$$n(l) = n_r(l) + jn_i(l) \quad (2)$$

the output signal can be expressed as

$$z(l) = x(l) + n(l) = [x_r(l) + n_r(l)] + j[x_i(l) + n_i(l)] \quad (3)$$

3. The average power of the input signal is defined by

$$P_{in} = \frac{1}{N} \sum_{l=0}^{N-1} \{ [x_r(l)]^2 + [x_i(l)]^2 \} \quad (4)$$

where  $N$  is the number of samples to calculate average power, i.e., the parameter  $NSAMP$  of this model. Thus, the average noise power can be given by

$$P_{noise} = \frac{P_{in}}{10^{\frac{SNR}{10}}} \quad (5)$$

Therefore, a complex noise with zero mean and variance  $P_{noise}$  is randomly generated and added to the complex input signal.


### Netlist Form

```
ACAWGN:NAME n1 n2 nexsys_component=CAWGN SNR=val [NSAMP=val]
[SEED=val] [RIN=val] [ROUT=val]
```

### Netlist Example

```
ACAWGN:1 1 2 nexsys_component=CAWGN SNR=10
```

## Additive White Gaussian Noise with Average Input Power, Complex (CAWGNIP)



Property	Description	Units	Default	Range/Type
<b>SNR</b>	The average input power to average noise power ratio in dB	None	10	[-200, 200]/Real
<b>SEED</b>	Random seed	None	0	[0, Inf)/Integer
<b>RIN1</b>	Input1 impedance	Ohm	Inf	(0, Inf]/Real
<b>RIN2</b>	Input2 impedance	Ohm	Inf	(0, Inf]/Real
<b>ROUT</b>	Output impedance	Ohm	0	[0, Inf)/Real
<b>Ports</b>				
<b>Input1</b>	Input signal in complex envelope format (complex)			
<b>Input2</b>	Average input power (real)			
<b>Output</b>	Output signal in complex envelope format (complex)			

### Notes

1. This model can be used to perform a sample-by-sample addition of a complex input signal and a complex zero mean White Gaussian noise.
2. Let the discrete input signal at

$$t = lT_s \quad (l = 0, 1, 2, \dots)$$

be

$$x(l) = x_r(l) + jx_i(l)$$

(1)

where  $T_s$  is the sampling interval. And let the complex zero mean White Gaussian noise

be

$$n(l) = n_r(l) + jn_i(l) \quad (2)$$

the output signal can be expressed as

$$z(l) = x(l) + n(l) = [x_r(l) + n_r(l)] + j[x_i(l) + n_i(l)] \quad (3)$$

3. The average power of the input signal can be obtained at the second input. Define  $T_s$  to be the sample interval at this input. Assume the current sample at the first input is  $x(l)$ , use the  $k$ th sample at the second input port as the input power  $P_{in}$  if  $kT_s \leq lT_s \leq (k+1)T_s$ . Thus, the average power of the noise can be given by

$$P_{noise} = \frac{P_{in}}{10^{\frac{SNR}{10}}} \quad (4)$$

Therefore, a complex noise with zero mean and variance  $P_{noise}$  is randomly generated and added to the input signal.


### Netlist Form

```
ACAWGNIP:NAME n1 n2 n3 nexsys_component=CAWGNIP SNR=val
[SEED=val] [RIN1=val] [RIN2=val] [ROUT=val]
```

### Netlist Example

```
ACAWGNIP:1 1 2 3 nexsys_component=CAWGNIP SNR=10
```

## Indoor Channel (INDOORCH)



Property	Description	Units	Default	Range/Type
<b>Delay_spread</b>	Delay spread	Sec	0.0	[0, Inf]/Real
<b>RIN</b>	Input impedance	Ohm	Inf	(0, Inf]/Real
<b>ROUT</b>	Output impedance	Ohm	0	[0, Inf]/Real
<b>Ports</b>				
<b>Input</b>	Input signal in complex envelope format (complex)			
<b>Output</b>	Multipath nonfading signal in complex envelope format (complex)			

### Netlist Form

```
AINDOORCH:NAME n1 n2 Nexsys_component=indoorch
Delay_spread=val [RIN=val] [ROUT=val]
```

### Netlist Example

```
AINDOORCH:2 net1 net2 Nexsys_component=indoorch
+ Delay_spread=1e-4
```

## Multipath Channel, Constant Gains and Integer Delays (MNCH)



Property	Description	Units	Default	Range/Type
<b>L</b>	Number of paths	None	3	[1, 12]/Integer
<b>D1</b>	Delay of first path (samples)	None	0	[0, Inf)/Integer
<b>Gain1</b>	Magnitude of the complex gain factor for first path	None	1	[0, Inf)/Real
<b>Phase1</b>	Phase of the complex gain factor for the first path	Degree	0	[-180, 180]/Real
<b>D2 ~ D12</b>	Multipath delays of all other paths (samples)	None	0	[0, Inf)/Integer
<b>Gain2 ~ Gain12</b>	Magnitude of the complex gain factor of all other paths, in dB	None	0	[0, Inf)/Real
<b>Phase2 ~ Phase12</b>	Phase of the complex gain factor of all other paths	Degree	0	[-180, 180)/Real
<b>RIN</b>	Input impedance	Ohm	Inf	(0, Inf]/Real
<b>ROUT</b>	Output impedance	Ohm	0	[0, Inf)/Real
<b>Ports</b>				
<b>Input</b>	Input signal in complex envelope format (complex)			
<b>Output</b>	Multipath nonfading signal in complex envelope format (complex)			

### Notes

1. This model can be used to simulate a Multipath Nonfading Channel with Integer Delays in samples.
2. Representing the RF channel as a time-variant channel and using a base-band complex envelope representation, the channel gain factor is specified by:

$$h(t) = \sum_{i=0}^{L-1} Gain_i e^{jPhase_i} \delta(t - \tau_i) \quad (1 \leq L \leq 12) \quad (1)$$

where  $L$  is the number of paths,  $Gain_i$  and  $Phase_i$  are magnitude and phase of the complex gain for the  $i$ th path,  $\tau_i \geq 0$  is the channel delay which can be expressed by  $D_i$  samples.

### Netlist Form

```
AMNCH:NAME n1 n2 nexsys_component=MNCH L=val D1=val Gain1=val
Phase1=val [D2=val . . . Phase12=val] +[RIN=val] [ROUT=val]
```

### Netlist Example

```
AMNCH:1 1 2 nexsys_component=MNCH L=2 D1=0 Gain1=1.0
Phase1=0DEG D2=2 Gain1=0.2 Phase1=30DEG
```

## Multipath Rayleigh Fading Channel (MRFC)



Property	Description	Units	Default	Range/Type
FD	Doppler frequency	Hz	1	(0, Inf)/Real
SEED	Random seed	None	0	[0, Inf)/Integer
T1	Delay of first path in seconds	Sec	0	[0, Inf)/Real
RP1	Relative power of first path in dB	None	-1e+020	(-Inf, 0]/Real
T2, ..., T12	Delay of all other paths in seconds (optional)	Sec	0	[0, Inf)/Real
RP2, ..., RP12	Relative power of all other paths in dB	None	-1e+020	(-Inf, 0]/Real
RIN	Input impedance	Ohm	Inf	(0, Inf]/Real
ROUT	Output impedance	Ohm	0	[0, Inf)/Real
<b>Ports</b>				
Input	Unfaded input signal (complex)			
Output	Faded output signal (complex)			

### Notes

1. This model can be used to simulate a Multipath Rayleigh Fading Channel.
2. In general, let the input signal be given by

$$V_{in}(t) = A(t) \cos(2\pi f_c t + \theta(t)) \quad (1)$$

Physically speaking, multipath fading implies that several delayed replicas or “images” of the above input (transmitted) signal is received with each image having a different level of attenuation.

Mathematically, the output signal  $V_{out}$  is given by (assuming all 12 path delays and relative powers are specified)



$$V_{out}(t) = \sum_{i=1}^N \alpha_i(t) A(t - T_i) \cos(2\pi f_c(t - T_i) + \theta(t - T_i)) \quad 1 \leq N \leq 12 \quad (2)$$

where  $T_i$  is the delay along the  $i$ th path and  $\alpha_i(t)$  is the attenuation (fading) along the  $i$ th path. The attenuation process  $\alpha_i(t)$   $1 \leq i \leq 12$  is a time varying random process and Rayleigh distributed. The average value of the power loss, i.e.,  $E\{\alpha_i^2(t)\}$  along the  $i$ th path is related to the relative power  $RP_i$  along this path by the equation

$$RP_i = \frac{E\{\alpha_i^2(t)\}}{\text{Reference Power Loss}} \quad (3)$$

If the reference power loss is assumed to be 0dB, then

$$RP_i = E\{\alpha_i^2(t)\}$$

In addition, this model always ensures that the combined power loss (along all the specified fading paths) is normalized to unity, i.e.,

$$\sum_{i=1}^N RP_i = 1, \quad 1 \leq N \leq 12 \quad (4)$$

- The remaining discussion focuses on how each of the random attenuation processes  $\alpha_i(t)$  is generated.

Two correlated Gaussian noise processes are generated for each fading path (in-phase and quadrature) by filtering a White Gaussian noise process through a filter which has the following frequency response:

where  $FD$  is the Doppler frequency and is related to the receiver's speed  $V_r$  by the equation:

$V_r = FD \times \lambda$ , where  $\lambda$  is the wavelength of the carrier frequency ( $f_c$ ), and is given by  $\lambda = c/f_c$ , where  $c$  is the speed of light ( $3 \times 10^8$  m/s).

The frequency spectrum of the fading process is  $S(f) = H(f) H^*(f)$ . This frequency response is generated in the FFT domain using  $FFTL = 2048$  points. Each FFT point ( $0, j \leq 1 \leq FFTL - 1$ ) corresponds to a certain frequency (Freq) by means of the following equation:

$$f = j \cdot f_s \quad (6)$$

where  $f_s$  is the frequency sampling interval typically chosen to be on the order of  $FD/10$ . The above frequency response has an even real part and an odd imaginary part to guarantee that the filtering process yields a real in-phase and quadrature correlated Gaussian processes. Each two generated Gaussian processes are combined to yield a Rayleigh fading process. It is important to point out that each generated in-phase and quadrature process is correlated but the two processes are generated independently and therefore, uncorrelated.

Each generated Rayleigh fading process corresponds to a path with a user-specified delay and relative power ( $T_i$  and  $RP_i$ ,  $1 \leq i \leq 12$ ). The expected output along the  $i$ th fading path should be the input signal delayed by  $T_i$  seconds and Rayleigh-faded in accordance (and on average) with the specified  $i$ th relative power,  $RP_i$ . The total average power contribution from all paths is always normalized to unity. This is accomplished by setting the standard deviation of the  $i$ th generated in-phase and quadrature correlated Gaussian processes to

$$\sigma_i = \sqrt{RP_i} \sigma, \quad 1 \leq i \leq 12 \quad (7)$$

where

$$\sigma = 1 / \sqrt{2(RP_1 + RP_2 + \dots + RP_{12})}$$

The resolution of the generated fading process is further increased in the time domain to match the sampling rate of the input signal. This is accomplished by linearly interpolating the fading process (i.e., inserting fading points between each two originally generated fading points.).

$$H(f) = \begin{cases} \frac{1}{\sqrt{1 - \left(\frac{f}{FD}\right)^2}} & |f| < FD \\ 0 & \text{?} \end{cases}$$

### Netlist Form

```
AMRFC:NAME n1 n2 nexsys_component=MRFC FD=val [SEED=val]
T1=val RP1=val [T2=val . . . RP12=val] [RIN=val] [ROUT=val]
```

### Netlist Example

AMRFC:1 1 2 nexsys\_component=MRFC FD=50Hz SEED=48568 T1=0S  
RP1=0 T2=5US RP2=-2.0

## References

1. W. C. Jakes, *Microwave Mobile Communications*, New York: Wiley, 1974.
2. T. S. Rappaport, *Wireless Communications: Principles and Practice*, Prentice-Hall, 1996.
3. W Raymond Steele, *Mobile Radio Communications*, Pentech Press, 1992.
4. J. I. Smith, "A computer generated multipath fading simulation for mobile radio," *IEEE Trans. Vehic Technol.*, vol. VT-24, no. 3, pp. 39-40, Aug. 1975.

## Multipath Rayleigh Fading Channel, Integer Delays (MRFCH)



Property	Description	Units	Default	Range/Type
<b>L</b>	Number of Paths	None	3	[1, 12]/Integer
<b>VM</b>	Mobile velocity real in km/hour	None	12	(0, Inf)/Integer
<b>SEED</b>	Random seed	None	0	[0, Inf)/Integer
<b>D1</b>	Delay of first path (samples)	None	0	[0, Inf)/Integer
<b>P1</b>	Relative of first path in dB	None	-1e+020	(-Inf, 0]/Real
<b>D2, ..., D12</b>	Delays of all other paths (samples)	None	0	[0, Inf)/Integer
<b>P2, ..., P12</b>	Relative power of all other paths in dB	None	-1e +020	(-Inf, 0]/Real
<b>RIN</b>	Output impedance	Ohm	Inf	(0, Inf]/Real
<b>ROUT</b>	Output impedance	Ohm	0	[0, Inf)/Real
<b>Ports</b>				
<b>Input</b>	Input signal in complex envelope format (complex)			
<b>Output</b>	Multipath Rayleigh fading signal in complex envelope format (complex)			

### Notes

1. This model can be used to simulate a Multipath Rayleigh Fading Channel with Integer Delays in samples.
2. The Doppler power spectrum for Multipath Rayleigh Fading Channel is given by <sup>[1]</sup>[2]:

$$S_{E_r}(f) = \begin{cases} \frac{3b}{\omega_m} \left[ 1 - \left( \frac{f-f_c}{f_m} \right)^2 \right]^{-1/2} & |f-f_c| < f_m \\ 0 & \text{otherwise} \end{cases} \quad (1)$$

where  $b$  is the average received power,  $f_m = \omega_m/2\pi$  is the maximum Doppler shift given by  $V_m/2\lambda$  where  $V_m$  is mobile velocity and  $\lambda$  is the wavelength of the transmitted signal at frequency  $f_c$ .

3. Representing the RF channel as a time-variant channel and using a base-band complex envelope representation, the channel impulse response can be expressed as

$$h(t) = \sum_{i=0}^{L-1} \alpha_i(t) e^{j\phi_i(t)} \delta(t - \tau_i) \quad (1 \leq L \leq 12) \quad (2)$$

where  $L$  is the number of paths, the amplitude  $\alpha_i(t)$  for the  $i$ th path is a Rayleigh distributed random variable, the phase shift  $\phi_i$  is uniformly distributed,  $\tau_i \geq 0$  is the channel delay. Since the Rayleigh fading processes  $\alpha_i(t) \exp[j\phi_i(t)]$  is complex, the in-phase process and quadrature process for each path are implemented separately, as shown in Fig. 1.




Fig. 1 Block diagram of Rayleigh fading simulator

Based on Eqn.(2), both the in-phase process and the quadrature process can be generated by passing a White Gaussian noise process through a baseband filter which has the following frequency response:

$$H(f) = \begin{cases} K \left[ 1 - \left( \frac{f}{f_m} \right)^2 \right]^{1/4} & |f| < f_m \\ 0 & \text{others} \end{cases}$$

(3)

where  $K$  is constant to normalize the frequency response. The above frequency response is generated in the frequency domain using FFT with  $length = 2048$  points. Each point ( $0 \leq k \leq length-1$ ) corresponds to a certain frequency ( $f_k$ ) by means of the following equation:

$$f_k = k \times f_s \quad (4)$$

where  $f_s$  is the frequency sampling interval typically chosen to be on the order of  $f_m/10$ .

The above frequency response has an even real part and an odd imaginary part to guarantee that the filtering process generates a real in-phase and quadrature correlated Gaussian processes. Each two generated Gaussian processes are combined to generate a Rayleigh fading process. It is important to point out that whether in-phase process or quadrature process is correlated among different points but the two processes are generated independently and therefore, uncorrelated.

4. Assume that channel delay for each path can be expressed by  $D_i$  samples. Each generated Rayleigh fading process corresponds to a path with a user-specified delay  $D_i$  and relative power  $P_i$ , ( $0 \leq i \leq L-1$ ). The expected output along the  $i$ th fading path should be the input signal delayed by  $D_i$  samples and Rayleigh-faded with the specified  $i$ th relative power  $P_i$ . The total average power contribution from all paths is always normalized to unity. This is accomplished by setting the standard deviation of the  $i$ th generated in-phase and quadrature correlated Gaussian processes to

$$\sigma_i = \sqrt{\frac{P_i}{L-1}} \quad (5)$$

These time series of the generated fading process is further increased in the time domain to match the sampling rate of the input signal. This is accomplished by linearly interpolating the fading process (i.e., inserting fading points between each two originally generated fading points).

## Netlist Form

```
AMRFCH:NAME  n1 n2 nexsys_component=MRFCH L=val VM=val  
[SEED=val]  D1=val  P1=val  [D2=val . . . P12=val] [RIN=val]  
[ROUT=val]
```

### Netlist Example

```
AMRFCH:1 1 2 nexsys_component=MRFCH L=2 D1=0  P1=0 D2=2 P2=-2.0
```

### References

1. W. C. Jakes, *Microwave Mobile Communications*, New York: Wiley, 1974.
2. T. S. Rappaport, *Wireless Communications: Principles and Practice*, Prentice-Hall, 1996.

## Coders/Decoders


This topic describes the following System components:

- ["Biphase Level Coding Model \(BIPHL\)" on page 38-48](#)
- ["Biphase Level Coding Model \(BIPHM\)" on page 38-49](#)
- ["Biphase Space Coding Model \(BIPHS\)" on page 38-50](#)
- ["Convolutional Coder \(CCOD\)" on page 38-51](#)
- ["Delay Modulation \(Miller Coding\) Model \(DLYMOD\)" on page 38-53](#)
- ["Depuncturer \(DPUNC\)" on page 38-55](#)
- ["Dicode NRZ Formatting Model \(DICNRZ\)" on page 38-56](#)
- ["Dicode RZ Formatting Model \(DICRZ\)" on page 38-58](#)
- ["Duobinary Coding Model \(DUOBIN\)" on page 38-60](#)
- ["Duobinary With Precode Coding Model \(DUOBINP\)" on page 38-62](#)
- ["Gray Coder \(GRAYCOD\)" on page 38-64](#)
- ["Gray Decoder \(GRAYDEC\)" on page 38-65](#)
- ["Interleaving Pattern Generator \(INTLVPTN\)" on page 38-66](#)
- ["NRZ Level Pulse Code Modulator \(NRZL\)" on page 38-71](#)
- ["NRZ Mark Pulse Code Modulator \(NRZM\)" on page 38-72](#)
- ["NRZ Space Pulse Code Modulator \(NRZS\)" on page 38-73](#)
- ["Puncturer \(PUNC\)" on page 38-74](#)
- ["Reed-Solomon Coder \(RSCOD\)" on page 38-76](#)
- ["Reed-Solomon Decoder \(RSDEC\)" on page 38-80](#)
- ["Reed-Solomon Addition \(RSERRADD\)" on page 38-85](#)
- ["RZ Alternate Mark Inversion Pulse Code Modulator \(RZAMI\)" on page 38-87](#)
- ["RZ Bipolar Pulse Code Modulator \(RZBI\)" on page 38-88](#)
- ["RZ Unipolar Pulse Code Modulator \(RZUNI\)" on page 38-89](#)
- ["Turbo Coder with PCCC \(TCODPCCC\)" on page 38-90](#)
- ["Turbo Decoder with PCCC \(TDECPCCC\)" on page 38-95](#)
- ["Viterbi Decoder \(VDEC\)" on page 38-100](#)



["Viterbi Decoder with Packet Transmission \(VDECPT\)"](#) on page 38-103

## Bi-Phase Level Coding Model (BIPHL)



Property	Description	Units	Default	Range/Type
<b>Level</b>	Output signal amplitude	Volt	1.0	[0, INF]/Real
<b>N</b>	Oversampling factor	None	1	[1, INF]/Real
<b>RIN</b>	Input impedance	Ohm	Inf	(0, Inf]/Real
<b>ROUT</b>	Output impedance	Ohm	0	(0, Inf]/Real
<b>Ports</b>				
<b>Input</b>	Input sequence (real)			
<b>Output</b>	Output sequence (real)			


### Netlist Form

```
ABI_PH_L:NAME n1 n2 Nexsys_component=bi_ph_l Level=val N=val
[RIN=val] [ROUT=val]
```

### Netlist Example

```
ABI_PH_L:1 1 2 Nexsys_component=bi_ph_l Level=2.2 N=2
```

## Bi-Phase Level Coding Model (BIPHM)



Property	Description	Units	Default	Range/Type
<b>Level</b>	Output signal amplitude	Volt	1.0	[0, INF]/Real
<b>N</b>	Oversampling factor	None	1	[1, INF]/Real
<b>RIN</b>	Input impedance	Ohm	Inf	(0, Inf]/Real
<b>ROUT</b>	Output impedance	Ohm	0	(0, Inf]/Real
<b>Ports</b>				
<b>Input</b>	Input sequence (real)			
<b>Output</b>	Output sequence (real)			


### Netlist Form

```
ABI_PH_M:NAME n1 n2 Nexsys_component=bi_ph_m Level=val N=val
[RIN=val] [ROUT=val]
```

### Netlist Example

```
ABI_PH_M:1 1 2 Nexsys_component=bi_ph_m Level=2.2 N=2
```

## Biphase Space Coding Model (BIPHS)



Property	Description	Units	Default	Range/Type
<b>Level</b>	Output signal amplitude	Volt	1.0	[0, INF]/Real
<b>N</b>	Oversampling factor	None	1	[1, INF]/Real
<b>RIN</b>	Input impedance	Ohm	Inf	(0, Inf]/Real
<b>ROUT</b>	Output impedance	Ohm	0	(0, Inf]/Real
<b>Ports</b>				
<b>Input</b>	Input sequence (real)			
<b>Output</b>	Output sequence (real)			


### Netlist Form

```
ABI_PH_S:NAME n1 n2 Nexsys_component=bi_ph_s Level=val N=val
[RIN=val] [ROUT=val]
```

### Netlist Example

```
ABI_PH_S:1 1 2 Nexsys_component=bi_ph_s Level=2.2 N=2
```

## Convolutional Coder (CCOD)



Property	Description	Units	Default	Range/Type
<b>N</b>	Number of bits to generate at the output for each K input bits	None	2	[1, 8]/Integer
<b>K</b>	Number of input bits to be shifted into shift register at each step.	None	1	[1, 8]/Integer
<b>L</b>	Constraint length of convolutional coder	None	5	[2, Inf)/Integer
<b>T</b>	True output value	None	1	(-Inf, Inf)/Real
<b>F</b>	False output value	None	0	(-Inf, Inf)/Real
<b>G1, G2, ..., G8</b>	Generators of convolutional coder (specified in decimal)	None	0	[0, Inf)/Integer
<b>RIN</b>	Input impedance	Ohm	0	(0, Inf)/Real
<b>ROUT</b>	Output impedance	Ohm	0	[0, Inf)/Real
<b>Ports</b>				
<b>Input</b>	Binary input sequence (integer)			
<b>Output</b>	Convolutionally coded binary sequence (real)			

### Limits

$$0 < K \times L \leq 32$$

### Notes

1. This model takes a binary input sequence and outputs a convolutionally encoded binary sequence according to the specified parameters of the model. In this model, every  $K$  input bits are encoded into  $N$  output bits. The length of the shift register in this convolutional

coder is

$K \times L$ , where  $L$  is the constraint length. Therefore, a convolutional coder is always denoted as  $CCOD(N, K, L)$ . The rate of the convolutional coder is given by the ratio  $K/N$ .

2. The  $N$  ( $N \leq 8$ ) output bits which are generated from each  $K$  input bits are determined by a set of binary generators  $G_1, G_2, \dots, G_N$  (specified in a decimal value).
3.  $G_1$  is used to generate the first bit of the  $N$  bits,  $G_2$  is used to generate the second bit of the  $N$  bits and so on. The binary representation of each generator is the same length as the shift register,  $K \times L$ .
4. For each  $K$  input bits, the contents of the  $K \times L$  shift register are shifted by  $K$  bits to the right and new  $N$  bits are generated. The initial content of the shift register is always assumed to be  $K \times L$  binary zeros
5. The ratio of the output bit rate to the input bit rate is given by  $N/K$ .

### Netlist Form

```
ACCOD:NAME n1 n2 nexsys_component=CCOD N=val K=val L=val  
[T=val] [F=val] [G1...N=val] [RIN=val] [ROUT=val]
```


### Netlist Example

```
ACCOD:1 1 2 nexsys_component=CCOD N=2 K=1 L=7 G1=91 G2=121
```

### References

1. J. G. Proakis, Digital Communications, McGraw-Hill, 2001.

## Delay Modulation (Miller Coding) Model (DLYMOD)



Property	Description	Units	Default	Range/Type
<b>Level</b>	Output signal amplitude	Volt	1.0	[0, INF]/Real
<b>N</b>	Oversampling factor	None	1	[1, INF]/Real
<b>RIN</b>	Input impedance	Ohm	Inf	(0, Inf]/Real
<b>ROUT</b>	Output impedance	Ohm	0	(0, Inf]/Real
<b>Ports</b>				
<b>Input</b>	Input sequence (real)			
<b>Output</b>	Output sequence (real)			

### Notes

For Delay modulation (Miller Coding), a high input value is represented by a transition at the midpoint of the bit interval. A low input value maintains the state value, unless two low input values occur in a row. When this happens, a transition occurs at the end of the bit interval.

<b>In</b>	1	0	1	1	1	0	0	1										
<b>Out</b>	0	1	1	1	1	0	0	1	1	0	0	0	1	1	1	0		

### Netlist Form

```
ADLYMOD:NAME n1 n2 Nexsys_component=dly_mod Level=val N=val  
[RIN=val] [ROUT=val]
```

### Netlist Example


```
ADLYMOD:1 1 2 Nexsys_component=dly_mod Level=2.2 N=2
```

### Reference

[1] Bernard Sklar, *Digital Communications Fundamental and Applications*, Prentice-Hall 1988



## Depuncturer (DPUNC)



Property	Description	Units	Default	Range/Type
<b>N</b>	Puncturing period	None	4	[1, Inf]/Integer
<b>RIN1</b>	Input impedance	Ohm	Inf	(0, Inf]/Real
<b>RIN2</b>	Input impedance	Ohm	Inf	(0, Inf]/Real
<b>ROUT</b>	output Impedance	Ohm	0	[0, Inf]/Real
<b>Ports</b>				
<b>Input1</b>	Received signal before depuncturing (real)			
<b>Input2</b>	Puncturing pattern (integer)			
<b>Output</b>	The signal after depuncturing (real)			

### Notes

1. This model can be used to perform the inverse procedure of “Puncturing”. Depuncturing is done by inserting dummy bits into the locations that are punctured at the output of convolutional encoder. The value of dummy bits is set to “zero” in this model. Please refer to the [Puncturer](#) model for details.

### Netlist Form

```
ADPUNC:NAME n1 n2 n3 nexsys_component=DPUNC N=val [RIN1=val]
[RIN2=val] [ROUT=val]
```


### Netlist Example

```
ADPUNC:1 1 2 3 nexsys_component=DPUNC N=6
```

### References

1. J. G. Proakis, *Digital Communications*, McGraw-Hill, 2001.

## Dicode NRZ Formatting Model (DICNRZ)



Property	Description	Units	Default	Range/Type
<b>Level</b>	Output signal amplitude	Volt	1.0	[0, INF]/Real
<b>N</b>	Oversampling factor	None	1	[1, INF]/Real
<b>RIN</b>	Input impedance	Ohm	Inf	(0, Inf]/Real
<b>ROUT</b>	Output impedance	Ohm	0	(0, Inf]/Real
<b>Ports</b>				
<b>Input</b>	Input sequence (real)			
<b>Output</b>	Output sequence (real)			

### Notes

For Dicode NRZ, a change in input state (0->1 or 1->0) produces a bit wide pulse of opposite polarity on the prior pulse transmitted.

For no state change at the input (0->0 or 1->1), a bit wide zero voltage is transmitted. Initial reference pulse is equal (**-level**) with 0 previous input.

<b>In</b>	1	0	1	1	1	0	0	1	0	0	0	1	1	0	1	0
<b>Out</b>	+1	-1	+1	0	0	-1	0	+1	-1	0	0	+1	0	-1	+1	-1

### Netlist Form

```
ADIC_NRZ:NAME n1 n2 Nexsys_component=dic_nrz Level=val N=val  
[RIN=val] [ROUT=val]
```


### **Netlist Example**

```
ADIC_NRZ:1 1 2 Nexsys_component=dic_nrz Level=2.2 N=2
```

### **Reference**

[1] Bernard Sklar, *Digital Communications Fundamental and Applications*, Prentice-Hall 1988

## Dicode RZ Formatting Model (DICRZ)



Property	Description	Units	Default	Range/Type
<b>Level</b>	Output signal amplitude	Volt	1.0	[0, INF]/Real
<b>N</b>	Oversampling factor	None	1	[1, INF]/Real
<b>RIN</b>	Input impedance	Ohm	Inf	(0, Inf]/Real
<b>ROUT</b>	Output impedance	Ohm	0	(0, Inf]/Real
<b>Ports</b>				
<b>Input</b>	Input sequence (real)			
<b>Output</b>	Output sequence (real)			

### Notes

For Dicode RZ, a change in input state (0->1 or 1->0) produces a half bit wide pulse of opposite polarity on the prior pulse transmitted. A half bit wide zero is transmitted to fill the bit wide time interval.

For no state change at the input (0->0 or 1->1), a bit wide zero voltage is transmitted. Initial reference pulse is equal (**-level**) with 0 previous input.

<b>In</b>	1	0	1	1	1	0	0	1											
<b>Out</b>	+1	0	-1	0	+1	0	0	0	0	0	-1	0	0	0	+1	0			

### Netlist Form

```
ADIC_RZ:NAME n1 n2 Nexsys_component=dic_rz Level=val N=val  
[RIN=val] [ROUT=val]
```


### **Netlist Example**

```
ADIC_RZ:1 1 2 Nexsys_component=dic_rz Level=2.2 N=2
```

### **Reference**

[1] Bernard Sklar, *Digital Communications Fundamental and Applications*, Prentice-Hall 1988

## Duobinary Coding Model (DUOBIN)



Property	Description	Units	Default	Range/Type
<b>Offset</b>	Voltage shift of output level	Volt	0.0	[-INF, INF]/Real
<b>Level</b>	Output signal amplitude	Volt	1.0	[0, INF]/Real
<b>N</b>	Oversampling factor	None	1	[1, INF]/Real
<b>RIN</b>	Input impedance	Ohm	Inf	(0, Inf]/Real
<b>ROUT</b>	Output impedance	Ohm	0	(0, Inf]/Real
<b>Ports</b>				
<b>Input</b>	Input sequence (real)			
<b>Output</b>	Output sequence (real)			

### Notes

For **Duobinary Coding (partial response signaling, correlative coding)**, the input passes through a digital filter comprised of a one sample delay. Each binary input is represented by  $-1$  for a low input value and  $+1$  for a high input value. The output is equal to the sum of the delayed symbol and the input symbol, which produces three possible values of  $-2$ ,  $0$ , and  $+2$ . The initial delayed input value is low ( $-1$ ).

For decoding purposes, a change in states is represented by  $0$ . Maintaining states produces  $-2$  at the output for a low and  $+2$  at the output for a high.

<b>Input</b>		<b>1</b>	<b>0</b>	<b>1</b>	<b>1</b>	<b>1</b>	<b>0</b>	<b>0</b>	<b>1</b>
<b>Bipolar</b>	<b>-1</b>	<b>+1</b>	<b>-1</b>	<b>+1</b>	<b>+1</b>	<b>+1</b>	<b>-1</b>	<b>-1</b>	<b>+1</b>

---

Output		0	0	0	+2	+2	0	-2	0

### Netlist Form

```
ADUOBIN:NAME n1 n2 Nexsys_component=duobin Offset=val  
Level=val N=val [RIN=val] [ROUT=val]
```


### Netlist Example

```
ADUOBIN:1 1 2 Nexsys_component=duobin Offset=1.1 Level=2.2 N=2
```

### Reference

[1] Bernard Sklar, *Digital Communications Fundamental and Applications*, Prentice-Hall 1988

## Duobinary With Precode Coding Model (DUOBINP)



Property	Description	Units	Default	Range/Type
<b>Offset</b>	Voltage shift of output level	Volt	0.0	[-INF, INF]/Real
<b>Level</b>	Output signal amplitude	Volt	1.0	[0, INF]/Real
<b>N</b>	Oversampling factor	None	1	[1, INF]/Real
<b>RIN</b>	Input impedance	Ohm	Inf	(0, Inf]/Real
<b>ROUT</b>	Output impedance	Ohm	0	(0, Inf]/Real
<b>Ports</b>				
<b>Input</b>	Input sequence (real)			
<b>Output</b>	Output sequence (real)			

### Notes

For **Duobinary with Pre-coding**, the input is exclusive-ORed with a previous value of the the exclusive-OR output. This value passes through a digital filter comprised of a one sample delay. Each binary value is represented by  $-1$  for a low input value and  $+1$  for a high input value. The output is equal to the sum of the delayed exclusive-OR symbol and the input exclusive-OR symbol, which produces three possible values of  $-2$ ,  $0$ , and  $+2$ . The initial delayed input value is low.

For decoding purposes, no memory is needed. A  $0$  represents a high input value. Any non-zero value represents a low input value.

<b>Input</b>	1	0	1	1	1	0	0	1
--------------	---	---	---	---	---	---	---	---



<b>Precode</b>	<b>0</b>	<b>1</b>	<b>1</b>	<b>0</b>	<b>1</b>	<b>0</b>	<b>0</b>	<b>0</b>	<b>1</b>
<b>Bipolar</b>	<b>-1</b>	<b>+1</b>	<b>+1</b>	<b>-1</b>	<b>+1</b>	<b>-1</b>	<b>-1</b>	<b>-1</b>	<b>+1</b>
<b>Output</b>		<b>0</b>	<b>+2</b>	<b>0</b>	<b>0</b>	<b>0</b>	<b>-2</b>	<b>-2</b>	<b>0</b>

### Netlist Form

```
ADUOBIN_P:NAME n1 n2 Nexsys_component=duobin_p Offset=val  
Level=val N=val [RIN=val] [ROUT=val]
```


### Netlist Example

```
ADUOBIN_P:1 1 2 Nexsys_component=duobin_p  
+ Offset=1.1 Level=2.2 N=2
```

### Reference

[1] Bernard Sklar, *Digital Communications Fundamental and Applications*, Prentice-Hall 1988

## Gray Coder (GRAYCOD)



Property	Description	Units	Default	Range/Type
<b>BITS</b>	Bits per Gray code symbol	None	2	(2, INF]/Integer
<b>RIN</b>	Input impedance	Ohm	Inf	(0, Inf]/Real
<b>ROUT</b>	Output impedance	Ohm	0	(0, Inf]/Real
<b>Ports</b>				
<b>Input</b>	Input sequence (real)			
<b>Output</b>	Output sequence (real)			


### Netlist Form

```
AGRAYCOD:NAME n1 n2 Nexsys_component=graycod Bits=val
[RIN=val] [ROUT=val]
```

### Netlist Example

```
AGRAYCOD:1 1 2 Nexsys_component=graycod Bits=4
```

## Gray Decoder (GRAYDEC)



Property	Description	Units	Default	Range/Type
<b>BITS</b>	Bits per Gray code symbol	None	2	(2, INF]/Integer
<b>RIN</b>	Input impedance	Ohm	Inf	(0, Inf]/Real
<b>ROUT</b>	Output impedance	Ohm	0	(0, Inf]/Real
<b>Ports</b>				
<b>Input</b>	Input sequence (real)			
<b>Output</b>	Output sequence (real)			

### Netlist Form

```
AGRAYDEC:NAME n1 n2 Nexsys_component=graydec Bits=val
[RIN=val] [ROUT=val]
```

### Netlist Example

```
AGRAYDEC:1 1 2 Nexsys_component=graydec Bits=4
```

## Interleaving Pattern Generator (INTLVPTN)



Property	Description	Units	Default	Range/Type
<b>TYPE</b>	Prime number interleaver {0} 3GPP FDD Turbo code interleaver {1}	None	0	[0, 1]/Integer
<b>K</b>	Interleaving period	None	65536	[2, Inf)/Integer
<b>P</b>	Prime number, only for TYPE= 0	None	257	[1, Inf)/Integer
<b>SAMPLE_ RATE</b>	Output sample rate in Hz	Hz	1000	[1, Inf)/Integer
<b>ROUT</b>	output Impedance	Ohm	0	(0, Inf)/Real
<b>Ports</b>				
<b>Output</b>	Prime number interleaving pattern sequence (integer)			

### Notes

1. This model can be used to generate interleaving pattern sequence with the length of  $K$ .
2. Denote by  $i$  the index of the input sequence before interleaving and  $f(i)$  is the index of output sequence after interleaving, the interleaving pattern sequence is expressed as,  $f(0), f(1), f(K-1)$ .
3. The **prime number interleaver** is defined by the rule

$$f(i) = (P \times i) \bmod (K) \quad 0 \leq i \leq K - 1$$

where  $P$  is a prime number,  $K$  is the interleaving period.

4. The **3GPP FDD Turbo code internal interleaver** The Turbo code internal interleaver consists of bits-input to a rectangular matrix with padding, intra-row and inter-row

permutations of the rectangular matrix, and bits-output on the rectangular matrix with pruning. The bits input to the Turbo code internal interleaver are denoted by  $x_1, x_2, x_3, \dots, x_K$  where  $K$  is the integer number of the bits and takes one value of  $40 \leq K \leq 5114$ . The relation between the bits input to the Turbo code internal interleaver and the bits input to the channel coding is defined by and  $K = K_i$

**Bits-input to rectangular matrix with padding**

The bit sequence  $x_1, x_2, x_3, \dots, x_K$  input to the Turbo code internal interleaver is written into the rectangular matrix as follows.

[4.A.] Determine the number of rows of the rectangular matrix,  $R$ , such that:

$$R = \begin{cases} 5, & \text{if } (40 \leq K \leq 159) \\ 10, & \text{if } ((160 \leq K \leq 200) \text{ or } (481 \leq K \leq 530)) \\ 20, & \text{if } (K = \text{any other value}) \end{cases}$$

The rows of rectangular matrix are numbered 0, 1, ...,  $R - 1$  from top to bottom.

[4.B.] Determine the prime number to be used in the intra-permutation,  $p$ , and the number of columns of rectangular matrix,  $C$ , such that:

If  $(481 \leq K \leq 530)$  then  $p = 53$  and  $C = p$ .

else

Find minimum prime number  $p$  from Table 1 such that  $K \leq R \times (p+1)$

and determine  $C$  such that:

$$C = \begin{cases} p - 1 & \text{if } K \leq R \times (p - 1) \\ p & \text{if } R \times (p - 1) < K \leq R \times p \\ p + 1 & \text{if } R \times p < K \end{cases}$$

The columns of rectangular matrix are numbered 0, 1, ...,  $C - 1$  from left to right.

**Table 1: List of prime number  $p$  and associated primitive root  $v$ :**

p	v	p	v	p	v	p	v	p	v
7	3	47	5	101	2	157	5	223	3
11	2	53	2	103	5	163	2	227	2

13	2	59	2	107	2	167	5	229	6
17	3	61	2	109	6	173	2	233	3
19	2	67	2	113	3	179	2	239	7
23	5	71	7	127	3	181	2	241	7
29	2	73	5	131	2	191	19	251	6
31	3	79	3	137	3	193	5	257	3
37	2	83	2	139	2	197	2		
41	6	89	3	149	2	199	3		
43	3	97	5	151	6	211	2		

[4.C.] Write the input bit sequence  $x_1, x_2, x_3, \dots, x_K$  into the  $R \times C$  rectangular matrix row by row starting with bit  $y_1$  in column 0 of row 0:

$$\begin{bmatrix} y_1 & y_2 & y_3 & \dots & y_C \\ y_{(C+1)} & y_{(C+2)} & y_{(C+3)} & \dots & y_{2C} \\ \vdots & \vdots & \vdots & \dots & \vdots \\ y_{((R-1)C+1)} & y_{((R-1)C+2)} & y_{((R-1)C+3)} & \dots & y_{R \cdot C} \end{bmatrix}$$

where  $y_k = x_k$  for  $k = 1, 2, \dots, K$  and if  $R \times C > K$ , the dummy bits are padded such that  $y_k = 0$  or  $1$  for  $k = K + 1, K + 2, \dots, R \times C$ . These dummy bits are pruned away on the output of the rectangular matrix after intra-row and inter-row permutations.

### Intra-row and inter-row permutations

After the bits-input to the  $R \times C$  rectangular matrix, the intra-row and inter-row permutations for the  $R \times C$  rectangular matrix are performed stepwise by using the following algorithm with steps (1) – (6):

[1] Select a primitive root  $v$  from Table 1, which is indicated on the right side of the prime number  $p$ .

[2] Construct the base sequence  $\langle s(j) \rangle_{j \in \{0, 1, \dots, p-2\}}$  for intra-row permutation as:  $s(j) = (v \times s(j-1)) \bmod p, j = 1, 2, \dots, (p - 2)$ , and  $s(0) = 1$ .

[3] Assign  $q_0 = 1$  to be the first prime integer in the sequence  $\langle q_j \rangle_{j \in \{0, 1, \dots, R-1\}}$ , and determine the prime integer  $q_j$  in the sequence  $\langle q_j \rangle_{j \in \{0, 1, \dots, R-1\}}$  to be a least prime integer such that  $\text{g.c.d}(q_j, p - 1) = 1, q_j > 6$ , and  $q_j > q_{(j-1)}$  for each  $i = 1, 2, \dots, R - 1$ . Here g.c.d. is greatest common

divisor.

[4] Permute the sequence  $\langle q_i \rangle_{i \in \{0, 1, \dots, R-1\}}$  to make the sequence  $\langle r_i \rangle_{i \in \{0, 1, \dots, R-1\}}$  such that  $r_{T(i)} = q_i$ ,  $i = 0, 1, \dots, R - 1$ , where  $\langle T(i) \rangle_{i \in \{0, 1, \dots, R-1\}}$  is the inter-row permutation pattern defined as the one of the four kind of patterns, which are shown in Table 2, depending on the number of input bits  $K$ .

**Table 2: Inter-row permutation patterns for Turbo code internal interleaver**

Number of input bits <b>K</b>	Number of rows <b>R</b>	Inter-row permutation patterns $\langle T(0), T(1), \dots, T(R - 1) \rangle$
$(40 \leq K \leq 159)$	5	$\langle 4, 3, 2, 1, 0 \rangle$
$(160 \leq K \leq 200)$ or $(481 \leq K \leq 530)$	10	$\langle 9, 8, 7, 6, 5, 4, 3, 2, 1, 0 \rangle$
$(2281 \leq K \leq 2480)$ or $(3161 \leq K \leq 3210)$	20	$\langle 19, 9, 14, 4, 0, 2, 5, 7, 12, 18, 16, 13, 17, 15, 3, 1, 6, 11, 8, 10 \rangle$
$K = \text{any other value}$	20	$\langle 19, 9, 14, 4, 0, 2, 5, 7, 12, 18, 10, 8, 13, 17, 3, 1, 16, 6, 15, 11 \rangle$

[5] Complete the  $i$ -th ( $i = 0, 1, \dots, R - 1$ ) intra-row permutation as:

If  $(C = p)$  then

$$U_i(j) = s((j \times r_i) \bmod (p - 1)), \quad j = 0, 1, \dots, (p - 2), \text{ and } U_i(p - 1) = 0,$$

where  $U_i(j)$  is the original bit position of  $j$ -th permuted bit of  $i$ -th row.

if  $(C = p + 1)$  then

$$U_i(j) = s((j \times r_i) \bmod (p - 1)), \quad j = 0, 1, \dots, (p - 2). \quad U_i(p - 1) = 0, \text{ and } U_i(p) = p,$$

where  $U_i(j)$  is the original bit position of  $j$ -th permuted bit of  $i$ -th row,

and if  $(K = R \times C)$  then exchange  $U_{R-1}(p)$  with  $U_{R-1}(0)$ .

If  $(C = p - 1)$  then

$$U_i(j) = s((j \times r_i) \bmod (p-1)) - 1, \quad j = 0, 1, \dots, (p-2),$$

where  $U_i(j)$  is the original bit position of  $j$ -th permuted bit of  $i$ -th row.

[6] Complete the inter-row permutation for the rectangular matrix based on the pattern

$\langle T(i) \rangle_{i=\{0,1,\dots,R-1\}}$ , where  $T(i)$  is the original row position of the  $i$ -th permuted row.

### Bits-output from rectangular matrix with pruning

After intra-row and inter-row permutations, the bits of the permuted rectangular matrix are denoted by  $y'_k$ :

$$\begin{bmatrix} y'_{11} & y'_{(R+1)1} & y'_{(2R+1)1} & \dots & y'_{((C-1)R+1)1} \\ y'_{12} & y'_{(R+1)2} & y'_{(2R+1)2} & \dots & y'_{((C-1)R+1)2} \\ \vdots & \vdots & \vdots & \dots & \vdots \\ y'_{1R} & y'_{2R} & y'_{3R} & \dots & y'_{CR} \end{bmatrix}$$

The output of the Turbo code internal interleaver is the bit sequence read out column by column on the intra-row and inter-row permuted  $R \times C$  rectangular matrix starting with bit  $y'_{11}$  in row 0 of column 0 and ending with bit  $y'_{CR}$  in row  $R - 1$  of column  $C - 1$ . The output is pruned by deleting dummy bits that are padded to the input of the rectangular matrix before intra-row and inter row permutations (i.e., bits)  $y'_k$  that corresponds to bits  $y_k$  with  $k > K$  are removed on the output. The bits output from Turbo code internal interleaver are denoted by  $x'_1, x'_2, \dots, x'_K$ , where  $x'_1$  corresponds to the bit  $y'_k$  with smallest index  $k$  after pruning,  $x'_2$  to the bit  $y'_k$  with second smallest index  $k$  after pruning, and so on. The number of bits output from Turbo code internal interleaver is  $K$  and the total number of pruned bits is:  $R \times C - K$ .

### Netlist Form

```
AINTLVPTN:NAME n1 nexsys_component=INTLVPTN [TYPE= val] K=val
[P=val] [SAMPLE_RATE=val] [ROUT=val]
```

### Netlist Example


```
AINTLVPTN:1 1 nexsys_component=INTLVPTN K = 636 P = 59
SAMPLE_RATE = 1khz
```

### References

[1] 3GPP TS 25.212 “Multiplexing and channel coding (FDD)



## NRZ Level Pulse Code Modulator (NRZL)



Property	Description	Units	Default	Range/Type
<b>Level</b>	Output signal amplitude	Volt	1.0	[0, INF]/Real
<b>N</b>	Oversampling factor	None	1	[1, INF]/Real
<b>RIN</b>	Input impedance	Ohm	Inf	(0, Inf]/Real
<b>ROUT</b>	Output impedance	Ohm	0	(0, Inf]/Real
<b>Ports</b>				
<b>Input</b>	Input sequence (real)			
<b>Output</b>	Output sequence (real)			


### Netlist Form

```
ANRZ_L:NAME n1 n2 Nexsys_component=nrz_l Level=val N=val
[RIN=val] [ROUT=val]
```

### Netlist Example

```
ANRZ_L:1 1 2 Nexsys_component=nrz_l Level=2.2 N=2
```

## NRZ Mark Pulse Code Modulator (NRZM)



Property	Description	Units	Default	Range/Type
<b>Level</b>	Output signal amplitude	Volt	1.0	[0, INF]/Real
<b>N</b>	Oversampling factor	None	1	[1, INF]/Real
<b>RIN</b>	Input impedance	Ohm	Inf	(0, Inf]/Real
<b>ROUT</b>	Output impedance	Ohm	0	(0, Inf]/Real
<b>Ports</b>				
<b>Input</b>	Input sequence (real)			
<b>Output</b>	Output sequence (real)			


### Netlist Form

```
ABNRZ_M:NAME n1 n2 Nexsys_component=nrz_m Level=val N=val
[RIN=val] [ROUT=val]
```

### Netlist Example

```
ANRZ_M:1 1 2 Nexsys_component=nrz_m Level=2.2 N=2
```

## NRZ Space Pulse Code Modulator (NRZS)



Property	Description	Units	Default	Range/Type
<b>Level</b>	Output signal amplitude	Volt	1.0	[0, INF]/Real
<b>N</b>	Oversampling factor	None	1	[1, INF]/Real
<b>RIN</b>	Input impedance	Ohm	Inf	(0, Inf]/Real
<b>ROUT</b>	Output impedance	Ohm	0	(0, Inf]/Real
<b>Ports</b>				
<b>Input</b>	Input sequence (real)			
<b>Output</b>	Output sequence (real)			


### Netlist Form

```
ANRZ_S:NAME n1 n2 Nexsys_component=nrz_s Level=val N=val
[RIN=val] [ROUT=val]
```

### Netlist Example

```
ANRZ_S:1 1 2 Nexsys_component=nrz_s Level=2.2 N=2
```

## Puncturer (PUNC)



Property	Description	Units	Default	Range/Type
<b>N</b>	Puncturing period	None	4	[1, Inf]/integer
<b>RIN1</b>	Input impedance	Ohm	Inf	(0, Inf]/Real
<b>RIN2</b>	Input impedance	Ohm	Inf	(0, Inf]/Real
<b>ROUT</b>	output Impedance	Ohm	0	[0, Inf]/Real
<b>Ports</b>				
<b>Input1</b>	Received signal before puncturing (real)			
<b>Input2</b>	Puncturing pattern (integer)			
<b>Output</b>	The signal after puncturing (real)			

### Notes

1. This model can be used to increase coding rate by employing “puncturing”. Puncturing is a procedure for deleting some of the encoded bits at the output of a convolutional encoder.
2. Puncturing pattern is a  $N$ -bit sequence with taking the value 1 or 0. When the value is 1, the corresponding output of a convolutional encoder is transmitted. When the value is 0, the corresponding output of a convolutional encoder is deleted.

### Netlist Form

```
APUNC:NAME n1 n2 n3 nexsys_component=PUNC N=val [RIN1=val]
[RIN2=val] [ROUT=val]
```


### Netlist Example

```
APUNC:1 1 2 3 nexsys_component=PUNC N=6
```

### References

1. J. G. Proakis, *Digital Communications*, McGraw-Hill, 2001.

## Reed-Solomon Coder (RSCOD)



Property	Description	Units	Default	Range/Type
<b>N</b>	Codeword length	None	204	[3, 65335]/Integer
<b>K</b>	Data length in each codeword	None	188	[1, 65335]/Integer
<b>M</b>	Size of the Galois Field	None	8	[2, 16]/Integer
<b>B<sub>0</sub></b>	First root of the generator polynomial	None	1	[0, 653345]/Integer
<b>P<sub>0</sub>, P<sub>1</sub>, ..., P<sub>m</sub></b>	Coefficients of the primitive polynomial	None	101110001	[0, 1]/Integer
<b>RIN</b>	Input impedance	Ohm	Inf	(0, Inf]/Real
<b>ROUT</b>	output Impedance	Ohm	0	[0, Inf]/Real
<b>Ports</b>				
<b>Input</b>	Input symbol sequence (integer)			
<b>Output</b>	Reed Solomon coded output sequence (integer)			

### Limits

$$3 \leq N \leq 2^M - 1$$

$$1 \leq K \leq N - 2$$

$$0 \leq B_0 \leq N - 1$$

### Notes

This model is used to perform Reed-Solomon (RS) encoding. RS codes are a non-binary subclass of the BCH block codes. The code format is  $RS(n,k)$  defined on Galois Field ( $2^m$ ). The error correcting capability of the  $RS(n,k)$  code is defined by  $t = (n-k)/2$ , which means this code


can correct up to  $t = (n-k)/2$  errors.

The RS coder adds a sequence of  $2t$  parity code symbols to each  $k$  input data symbols to form a codeword with  $n = 2^m - 1$  symbols. However,  $RS(n, k)$  can be shortened into  $RS(n-j, k-j)$  by forcing  $j$  leading input data symbols to be zeros, and then deleting these zero symbols from a systematic codeword.

For example, the digital satellite communications Reed-Solomon (RS) coder/decoder  $RS(204, 188)$ , is the shortened length of the  $RS(255, 239)$  Reed-Solomon code. This shortened code is formed by 188 input data symbols, plus 51 additional zero-padded symbols, before encoding with the  $RS(255, 239)$ . The transmitted codeword doesn't contain the padding sequence which is rebuilt in RS decoder.

At the output of the RS coder, the data is left unchanged and the parity codes are appended as shown in Fig.1. In this model, the parity codes are transmitted first.

Fig.1: Codeword for systematic Reed-Solomon code



### (1) Galois Field Arithmetic

Reed-Solomon codes are based on a specific area of mathematics known as Galois Field, which is set up according to the number of bits per symbol and the number of symbols per block (i.e., codeword). The elements of the Galois Field  $GF(2^m)$  are generated on the  $m$ th degree irreducible **primitive polynomial** with the smallest number of terms. The primitive polynomial of degree  $m$  can be written in the form:

$$P(X) = P_0 + P_1X + P_2X^2 + \dots + P_mX^m \quad (1)$$

Table I. List of primitive polynomials

The elements of Galois Field  $GF(2^m)$  can have two representations: power representation and polynomial representations. Let  $\alpha$  represent the root of the primitive polynomial  $P(X)$ . Each power representation  $\alpha^i$ , where

$$0 \leq i \leq 2^m - 2$$

for elements of Galois Field  $GF(2^m)$  can be expressed as

$$\alpha^i = a_{i0} + a_{i1}\alpha + a_{i2}\alpha^2 + \dots + a_{i,m-1}\alpha^{m-1} \quad (2)$$

where the binary vector  $\{a_{i0}, a_{i1}, \dots, a_{i,m-1}\}$  is the polynomial representation of  $\alpha_i$ . The power representation is convenient for multiplication and the polynomial representation is convenient for addition.

$m$		$m$	
3	$1+X+X^3$	10	$1+X^3+X^{10}$
4	$1+X+X^4$	11	$1+X^2+X^{11}$
5	$1+X^2+X^5$	12	$1+X+X^4+X^6+X^{12}$
6	$1+X+X^6$	13	$1+X+X^3+X^4+X^{13}$
7	$1+X^3+X^7$	14	$1+X+X^6+X^{10}+X^{14}$
8	$1+X^2+X^3+X^4+X^8$	15	$1+X+X^{15}$
9	$1+X^4+X^9$	16	$1+X+X^3+X^{12}+X^{16}$

## (2) Generator polynomial

The generator polynomial of Reed-Solomon code is generally defined as

$$g(X) = (X + \alpha^b)(X + \alpha^{b+1}) \dots (X + \alpha^{b+2t-1}) \quad (3)$$

where  $t$  is the correctable error number. For the special case of  $b_0 = 1$ , the above equation is simplified into

$$g(X) = (X + \alpha)(X + \alpha^2) \dots (X + \alpha^{2t}) \quad (4)$$

The generator polynomial can also be expressed as a  $2t$  order of polynomial

$$g(X) = g_0 + g_1X + g_2X^2 + \dots + g_{2t-1}X^{2t-1} + X^{2t} \quad (5)$$

## (3) Encoding

- In the Reed-Solomon code, all generated codewords are exactly divisible by the generator polynomial. Let

$$a(X) = a_0 + a_1X + a_2X^2 + \dots + a_{k-1}X^{k-1} \quad (6)$$



be the input data to be encoded, where  $k = n - 2t$ . The parity check codes are the coefficients of the remainder,  $b(X) = b_0 + b_1X + \dots + b_{2t-1}X^{2t-1}$  resulting from dividing the input data polynomial  $X^{2t}a(X)$  by the generator polynomial  $g(X)$ . These parity codes are then joined to the data symbols to form the transmitted codeword. The RS encoding procedure can be accomplished by using a division circuit as shown in Fig.2




Fig.2 Encoding diagram for systematic Reed-Solomon code

### Netlist Form

```
ARSCOD:NAME n1 n2 nexsys_component=RSCOD N=val K=val M =val
[B0 =val] [P0=val . . . PM=val] [RIN=val] [ROUT=val]
```

### Netlist Example

```
ARSCOD:1 1 2 nexsys_component=RSCOD N=204 K=188 M =8 B0 =1
{P0,...P8} = {1,0,1,1,1,0,0,0,1}
```

### References

1. James J. Spilker, *Digital Communications by Satellite*, Prentice-Hall, 1977.
2. Shu Lin and D.J.Costello, *Error Control Coding: Fundamentals and Applications*, Prentice-Hall, 1983.
3. Y.Shayan, T.Le-Ngoc and V.Bhargava, "A versatile time-domain Reed-Solomon decoder," *IEEE Journal on Selected Areas in Communications*, vol. 8, No.8, pp.1535-1542, Oct. 1990.

µv

## Reed-Solomon Decoder (RSDEC)



Property	Description	Units	Default	Range/Type
<b>N</b>	Codeword length	None	204	[3, 65335]/Integer
<b>K</b>	Data length in each codeword	None	188	[1, 65335]/Integer
<b>M</b>	Size of the Galois Field	None	8	[2, 16]/Integer
<b>B<sub>0</sub></b>	First root of the generator polynomial	None	1	[0, 653345]/Integer
<b>P<sub>0</sub>, P<sub>1</sub>, ..., P<sub>m</sub></b>	Coefficients of the primitive polynomial	None	101110001	[0, 1]/Integer
<b>RIN</b>	Input impedance	Ohm	Inf	[0, Inf)/Real
<b>ROUT1</b>	Output impedance	Ohm	0	[0, Inf)/Real
<b>ROUT2</b>	Output impedance	Ohm	0	[0, Inf)/Real
<b>Ports</b>				
<b>Input</b>	Received signal to be decoded (real)			
<b>Output1</b>	Reed-Solomon decoded sequence (integer)			
<b>Output2</b>	Error indicator (integer)			

### Limits

$$2 \leq M \leq 16$$

$$3 \leq N \leq 2^M - 1$$

$$1 \leq K \leq N - 2$$

$$0 \leq B_0 \leq N - 1$$

## Notes

This model is used to perform Reed-Solomon (RS) decoding. A systematic  $RS(n,k)$  code, which is defined on Galois Field ( $2^m$ ), consists of  $k$  input data symbols and  $(n-k)$  parity code symbols. For details about RS coding, please refer to the **rsCod** model. A general architecture for RS decoder is shown in Fig.1




Fig.1: Codeword for systematic Reed-Solomon coder

$r(x)$  Received codeword

$\beta_i$  Error locations

$S_i$  Syndromes

$e_{ji}$  Error values

$\sigma(X)$  Error location polynomial

$c(x)$  Corrected codeword

A Reed-Solomon decoder attempts to identify the positions and values of up to  $t = (n-k)/2$  errors, then correct the errors. In case of shortened codes, the appropriate sequence of zero-padding is first rebuilt so the codeword is equal to  $2^m-1$ .

Let  $v(x)$  be the transmitted code vector,

$$v(X) = v_0 + v_1X + v_2X^2 + \dots + v_{n-1}X^{n-1} \quad (1)$$

and  $r(x)$  be the corresponding received vector,

$$r(X) = r_0 + r_1X + r_2X^2 + \dots + r_{n-1}X^{n-1} \quad (2)$$

The error pattern,  $e(X)$ , is added by the channel,

$$e(X) = r(X) - v(X) = e_0 + e_1X + e_2X^2 + \dots + e_{n-1}X^{n-1} \quad (3)$$

where  $e(X)$  is an element from  $GF(2^m)$ . Considering the number of elements,  $v$ , in the error pattern,  $e(X)$ , at the location  $X^{j_1}, X^{j_2}, \dots, X^{j_v}$  with  $0 \leq j_v \leq n-1$ , the result is

$$e(X) = e_{j_1}X^{j_1} + e_{j_2}X^{j_2} + \dots + e_{j_v}X^{j_v} \quad (4)$$

### Explanation of decoding process for RS codes:

#### (1) Syndrome Calculation

A Reed-Solomon codeword has  $2t$  **syndromes**, which can be calculated by substituting the  $2t$  roots of the generator polynomial  $g(X)$  into  $r(X)$ , i.e.,  $S_i = r(a^{b0+i-1})$ , where  $i = 1, 2, \dots, 2t$ .

#### (2) Determination of the error-location polynomial

The syndromes are used to find the error-location polynomial. The error location polynomial is defined as

$$\sigma(X) = \sigma_0 + \sigma_1X + \dots + \sigma_vX^v \quad (5)$$

The error location polynomial has  $v$  roots, the inverses of which indicate the error locations.  $\sigma(X)$  is an undetermined polynomial and its coefficients must be determined. The Berlekamp's iterative algorithm is used to construct this polynomial, which is the key to RS decoding.

Now consider the minimum degree polynomial determined at the  $\mu$ -th step of iteration.

$$s^{(\mu)}(X) = 1 + \sigma_1^{(\mu)}X + \sigma_2^{(\mu)}X^2 + \dots + \sigma_{i_\mu}^{(\mu)}X^{i_\mu} \quad (6)$$

where  $i_\mu$  is the degree of  $s^{(\mu)}(X)$ . To determine  $\sigma^{(\mu+1)}(X)$ , compute the following quantity:

$$d_\mu = S_{\mu+1} + \sigma_1^{(\mu)}S_\mu + \sigma_2^{(\mu)}S_{\mu-1} + \dots + \sigma_{i_\mu}^{(\mu)}S_{\mu+1-i_\mu} \quad (7)$$

This quantity  $d_\mu$  is called the  $\mu$ -th discrepancy.

To carry out the iteration of finding  $\sigma(X)$ , begin with Table I and proceed to fill out this table.

Assuming all rows up to and including the  $X$  row are filled, fill out the  $\mu+1$ -th row as follows:

- (a) If  $d_\mu = 0$ , then  $\sigma^{(\mu+1)}(X) = \sigma^{(\mu)}(X)$  and  $i_{\mu+1} = i_\mu$
- (b) If  $d_\mu$  is not equal to 0, find another row,  $p$ , prior to the  $\mu$ -th row such that  $d_p$  does not equal

zero, and the number  $\rho^{-lp}$  in the last column of the table has the largest value. Then,  $\sigma^{(\mu+1)}(X)$  is given by the following two equations:

$$\sigma^{(\mu+1)}(X) = \sigma^{(\mu)}(X) + d_{\mu} d_{\rho}^{-1} X^{\mu-\rho} \sigma^{(\rho)}(X) \tag{8}$$

(8) and

$$l_{\mu+1} = \max(l_{\mu}, l_{\rho} + \mu - \rho) \tag{9}$$

(9)

And for both cases:

$$d_{\mu+1} = S_{\mu+2} + \sigma_1^{(\mu+1)} S_{\mu+1} + \dots + \sigma_{l_{\mu+1}}^{(\mu+1)} S_{\mu+2-l_{\mu+1}} \tag{10}$$

(10)

Rows in this table after the first two are generated by iteratively applying the equations given above.

**Table 1: Iterative Table for Berlekamp Algorithm (First Two Rows Filled In)**

$\mu$	$\sigma^{(\mu)}(X)$	$d_{\mu}$	$l_{\mu}$	$\mu - l_{\mu}$
-1	1	1	0	-1
0	1	$S_1$	0	0
...	...	...	...	..
...	...	...	...	..
...	...	...	...	..
...	...	...	...	..

If the order of the polynomial is greater than  $t$ , which means the received codeword has more than  $t$  errors, the errors cannot be corrected and the received vector  $r(X)$  is output as is, error indicator is set to -1. Otherwise, error indicator is the number of errors.

**(3) Determination of the error-location numbers**

The error location numbers  $\beta_l$  ( $1 \leq l \leq \mu$ ) are the inverses of the roots of  $\sigma(X)$ . The roots of  $\sigma(x)$  can be found by substituting  $1, \alpha, \alpha^2, \dots, \alpha^{n-1}$  ( $n = 2^m - 1$ ) into  $\sigma(X)$ . Therefore, if  $\alpha^l$  is a root of  $\sigma(X)$ ,  $\alpha^{(n-l)}$  is an error location number and the received  $r_{n-l}$  is an error symbol.

**(4) Calculation of the error values and correcting the received codeword**

The error value at location  $\beta_i = \alpha^j$  is calculated based on the following equation:

$$e_{j_i} = \beta_i^{(1-\beta_i)} \frac{Z(\beta_i^{-1})}{\prod_{i=1, i \neq j}^v (1 + \beta_i \beta_i^{-1})} \quad (11)$$

where

$$Z(X) = 1 + (S_1 + \sigma_1)X + (S_2 + \sigma_1 S_1 + \sigma_2)X^2 + \dots + (S_v + \sigma_1 S_{v-1} + \sigma_2 S_{v-2} + \dots + \sigma_v)X^v \quad (12)$$

Finally, the decoding procedure is completed by the subtraction of the received vector  $r(X)$  and the error vector  $e(X)$ .

**Netlist Form**

```
ARSDEC:NAME  n1 n2 n3 nexsys_component=RSDEC N=val K=val M =val
[B0 =val] [P0=val . . . PM=val] +[RIN=val] [ROUT1=val]
[ROUT2=val]
```


**Netlist Example**

```
ARSDEC:1 1 2 3 nexsys_component=RSDEC N=204 K=188 M =8 B0 =1
{P0,...P8} = {1,0,1,1,1,0,0,0,1}
```

**References**

1. Shu Lin and D.J.Costello, *Error Control Coding: Fundamentals and applications*, Prentice-Hall, 1983.
2. Elwyn Berlekamp, *Algebraic Coding Theory*, McGraw-Hill, New York, 1968.
3. Y.Shayan, T.Le-Ngoc and V.Bhargava, "A versatile time-domain Reed-Solomon decoder," *IEEE Journal on Selected Areas in Communications*, vol. 8, No.8, pp.1535-1542, Oct. 1990.

## Reed-Solomon Addition (RSERRADD)



Property	Description	Units	Default	Range/Type
<b>N</b>	Codeword length	None	204	[3, 65535]/Integer
<b>K</b>	Data length in each codeword	None	188	[1, 65535]/Integer
<b>M</b>	Size of the Galois Field	None	8	[2, 16]/Integer
<b>ERR_K</b>	Number of errors to be set in data length	None	0	[0, 65533]/Integer
<b>ERR_T</b>	Number of errors to be set in parity code	None	0	[3, 65534]/Integer
<b>Seed</b>	Start value of the random number generator	None	0	[0, Inf)/Integer
<b>RIN</b>	Input impedance	Ohm	Inf	(0, Inf)/Real
<b>ROUT</b>	Output impedance	Ohm	0	[0, Inf)/Real
<b>Ports</b>				
<b>Input</b>	Input sequence (real)			
<b>Output</b>	Output sequence (real)			

### Limits

$$2 \leq M \leq 16$$

$$3 \leq N \leq 2^M - 1$$

$$1 \leq K \leq N - 2$$

$$0 \leq B_0 \leq N - 1$$

$$0 \leq ERR\_K \leq K$$

$$0 \leq \text{ERR\_T} \leq N - K$$

### Notes

1. This model is used to randomly set error locations and values in Reed-Solomon (RS) codeword.

### Netlist Form


```
ARSERRADD:NAME n1 n2 nexsys_component=RSERRADD N=val K=val M  
=val [ERR_K =val] [ERR_T =val] [SEED =val]+ [RIN=val]  
[ROUT=val]
```

### Netlist Example

```
ARSERRADD:1 1 2 nexsys_component=RSERRADD N=204 K=188 M =8  
ERR_K =0 ERR_T =0
```



## RZ Alternate Mark Inversion Pulse Code Modulator (RZAMI)



Property	Description	Units	Default	Range/Type
<b>Level</b>	Output signal amplitude	Volt	1.0	[0, INF]/Real
<b>N</b>	Oversampling factor	None	1	[1, INF]/Real
<b>RIN</b>	Input impedance	Ohm	Inf	(0, Inf]/Real
<b>ROUT</b>	Output impedance	Ohm	0	(0, Inf]/Real
<b>Ports</b>				
<b>Input</b>	Input sequence (real)			
<b>Output</b>	Output sequence (real)			

### Notes


#### Netlist Form

```
ARZ_AMI:NAME n1 n2 Nexsys_component=rz_ami Level=val N=val
[RIN=val] [ROUT=val]
```

#### Netlist Example

```
ARZ_AMI:1 1 2 Nexsys_component=rz_ami Level=2.2 N=2
```

## RZ Bipolar Pulse Code Modulator (RZBI)



Property	Description	Units	Default	Range/Type
<b>Level</b>	Output signal amplitude	Volt	1.0	[0, INF]/Real
<b>N</b>	Oversampling factor	None	1	[1, INF]/Real
<b>RIN</b>	Input impedance	Ohm	Inf	(0, Inf]/Real
<b>ROUT</b>	Output impedance	Ohm	0	(0, Inf]/Real
<b>Ports</b>				
<b>Input</b>	Input sequence (real)			
<b>Output</b>	Output sequence (real)			

### Notes


#### Netlist Form

```
ABI_RZ:NAME n1 n2 Nexsys_component=bi_rz Level=val N=val
[RIN=val] [ROUT=val]
```

#### Netlist Example

```
ABI_RZ:1 1 2 Nexsys_component=bi_rz Level=2.2 N=2
```

## RZ Unipolar Pulse Code Modulator (RZUNI)



Property	Description	Units	Default	Range/Type
<b>Level</b>	Output signal amplitude	Volt	1.0	[0, INF]/Real
<b>N</b>	Oversampling factor	None	1	[1, INF]/Real
<b>RIN</b>	Input impedance	Ohm	Inf	(0, Inf]/Real
<b>ROUT</b>	Output impedance	Ohm	0	(0, Inf]/Real
<b>Ports</b>				
<b>Input</b>	Input sequence (real)			
<b>Output</b>	Output sequence (real)			

### Notes


#### Netlist Form

```
AUNI_RZ:NAME n1 n2 Nexsys_component=uni_rz Level=val N=val
[RIN=val] [ROUT=val]
```

#### Netlist Example

```
AUNI_RZ:1 1 2 Nexsys_component=uni_rz Level=2.2 N=2
```

## Turbo Coder with PCCC (TCODPCCC)



Property	Description	Units	Default	Range/Type
<b>K</b>	Number of information bits in each code block	None	65536	[1, Inf]/integer
<b>L1</b>	Constraint length in the first RSC coder	None	5	[2, 32]/integer
<b>L2</b>	Constraint length in the second RSC coder	None	5	[2, 32]/integer
<b>G1</b>	Denominator of generator for the first RSC coder in decimal value	None	19	[1, 4294967295]/integer
<b>G2</b>	Numerator of generator for the first RSC coder in decimal value	None	25	[1, 4294967295]/integer
<b>G3</b>	Denominator of generator for the second RSC coder in decimal value	None	19	[1, 4294967295]/integer
<b>G4</b>	Numerator of generator for the second RSC coder in decimal value	None	25	[1, 4294967295]/integer
<b>PUNCTURING</b>	No {0} Puncturing period {>0}	None	0	[0, Inf]/Integer
<b>TERMINATION</b>	No {0} 1st RSC only {1} 2d RSC only{2} Both RSC {3}	None	0	[0, 3]/Integer
<b>OUT_TYPE</b>	Output value with 0 or 1 {0} Output value with -1 or 1 {1}	None	0	[0, 1]/Integer
<b>RIN1</b>	Input impedanc1e	Ohm	Inf	(0, Inf]/Real
<b>RIN2</b>	Input impedance2	Ohm	Inf	(0, Inf]/Real

<b>RIN3</b>	Input impedance3	Ohm	Inf	(0, Inf]/Real
<b>ROUT</b>	output Impedance	Ohm	0	[0, Inf)/Real
<b>Ports</b>				
<b>Input1</b>	Binary input sequence (integer)			
<b>Input2</b>	Interleaving pattern (integer)			
<b>Input3</b>	Puncturing pattern (integer)			
<b>Output</b>	Turbo decoded binary sequence (real)			

### Limits

$$K \geq 1$$

$$L_1 \geq 2$$

$$L_2 \geq 2$$

$$G_1, G_2, \dots, G_4 \geq 0$$

### Notes

1. This model is used for Turbo Coder with Parallel Concatenated Convolutional Code (PCCC).  $K$  is number of information bits in each code block
2. **Turbo Coder Structure:** Fig.1 shows the diagram of Turbo Coder with PCCC. The encoder consists of two recursive systematic convolutional (RSC) encoders with rate 1/2 which are separated by an  $K$ -bit interleaver, together with an optional puncturing procedure. Clearly, without the puncturer, the encoder is rate 1/3, mapping  $K$  data bits to  $3K$  code bits. In the  $K$ -bit interleaver, denote by  $i$  the index of the input sequence before interleaving and  $f(i)$  is the index of output sequence after interleaving, the interleaving

pattern sequence is given by  $f(0) f(1) \dots f(K-1)$ .





Fig.1 Turbo Coder with PCCC



$$G_1 = 31 \quad G_2 = 27$$

Fig.2 Recursive Systematic Convolutional (RSC) Encoder with

3. **RSC Encoder:** The RSC code with rate 1/2 has the generator matrix

$$G(D) = \begin{bmatrix} 1 & g_2(D) \\ & g_1(D) \end{bmatrix} \quad (1)$$

In the above equation, the polynomials  $g_1(D)$  and  $g_2(D)$  are given by

$$g_1(D) = \sum_{i=0}^{L-1} g_{1i} D^i \quad g_{1i} = \{0,1\} \quad (2)$$

$$g_2(D) = \sum_{i=0}^{L-1} g_{2i} D^i \quad g_{2i} = \{0,1\} \quad (3)$$

with  $L$  is the constraint length of the RSC code. In this model,  $g_1(D)$  and  $g_2(D)$  are expressed in octal form  $G_1(D)$  and  $G_2(D)$ , respectively. For example, if  $G_1(D) = 1 + D + D^4$  and  $G_2(D) = 1 + D^2 + D^3 + D^4$ , the octal forms are  $G_1 = 31$ ,  $G_2 = 27$ , as shown in Fig.2.

4. When *Puncturing* is set to 0, no puncturing is considered. Otherwise, some output bits are deleted according to a chosen puncturing pattern on the third input port. The number of bits in the puncturing pattern is called puncturing length. If the element of the pattern is 1, the corresponding output bit is transmitted. If the element of the pattern is 0, the corresponding output bit is omitted.
5. In this model, choose whether termination of each RSC encoder to the zero state or not. The termination method can be found in [2], as shown in Fig.2. For each RSC encoder,  $L-1$  bits are needed for termination, with  $L$  is the constraint length of the RSC code. Therefore, without the puncturer, set *Termination* to 3, the number of output bits is given by

$$3K + 2(L_1 - 1) + 2(L_2 - 1) = 3K + 2L_1 + 2L_2 - 2 \quad (4)$$

with  $L_1$  and  $L_2$  is the constraint length of the first RSC code and of the second RSC code, respectively.

6. If *Out\_Type* is set to 0, the output of the true value and the false value are 1 and 0, respectively. If *Out\_Type* is set to 1, the output of the true value and the false value are 1 and -1, respectively.

### Netlist Form

```
ATCODPCCC:NAME n1 n2 n3 n4 nexsys_component=TCODPCCC K=val
L1=val L2=val G1=val G2=val G3=val G4=val [PUNCTURING=val]
+ [TERMINATION =val] [OUT_TYPE =val] [RIN1=val] [RIN2=val]
[RIN3=val] [ROUT=val]
```

### Netlist Example


```
ATCODPCCC:1 1 2 3 4 nexsys_component=TCODPCCC K=636 L1=5 L2=5  
G1=19 G2=31 G3=19 G4=31 PUNCTURING=6 +TERMINATION=3 OUT_TYPE=1
```

### References

1. C. Berrou and A. Glavieux, "Near optimum error correcting coding and decoding: Turbo-codes," *IEEE Trans. Commun.*, vol. 44, no. 10, pp. 1261–1271, 1996.
2. D. Divsalar and F. Pollara, "Turbo codes for PCS applications," *Proc. 1995 Int. Conf. Comm.*, pp54-59.



## Turbo Decoder with PCCC (TDEC PCCC)



Property	Description	Units	Default	Range/Type
<b>ALGORITHM</b>	BCJR-MAP {0} Max-Log-MAP {1} Log-MAP Eexact) {2} Log-MAP {3} SOVA {4}	None	3	[0, 4]/integer
<b>K</b>	Number of information bits in each code block	None	65536	[1, Inf)/integer
<b>L1</b>	Constraint length in the first RSC coder	None	5	[2, 32)/integer
<b>L2</b>	Constraint length in the second RSC coder	None	5	[2, 32)/integer
<b>G1</b>	Denominator of generator for the first RSC coder in decimal value	None	19	[1, 4294967295)/integer
<b>G2</b>	Numerator of generator for the first RSC coder in decimal value	None	25	[1, 4294967295)/integer
<b>G3</b>	Denominator of generator for the second RSC coder in decimal value	None	19	[1, 4294967295)/integer
<b>G4</b>	Numerator of generator for the second RSC coder in decimal value	None	25	[1, 4294967295)/integer
<b>PUNCTURING</b>	No {0} Puncturing period {>0}	None	0	[0, Inf)/Integer
<b>TERMINATION</b>	No {0} 1st RSC only {1} 2d RSC only{2}	None	3	[0, 3]/Integer

	Both RSC {3}			
<b>ITERATION</b>	Number of iterations	None	8	[1, Inf]/Integer
<b>TRELLIS_ DEPTH</b>	Trellis depth of SOVA algorithm	None	25	[1, Inf]/Integer
<b>A</b>	Fading amplitude (A = 1 for nonfading AWGN channel)	None	1	[0, Inf]/Real
<b>EBNOR</b>	Transmitted energy per information bit to noise spectral density ratio in dB	None	1	(-Inf, 100]/Real
<b>FEEDBACK</b>	Feedback factor for extrinsic information	None	.8	(0, 1]]/Real
<b>RIN1</b>	Input1 impedance	Ohm	Inf	(0, Inf]/Real
<b>RIN2</b>	Input2 impedance	Ohm	Inf	(0, Inf]/Real
<b>RIN3</b>	Input3 impedance	Ohm	Inf	(0, Inf]/Real
<b>ROUT</b>	output Impedance	Ohm	0	[0, Inf]/Real
<b>Ports</b>				
<b>Input1</b>	Received signal to be decoded (real)			
<b>Input2</b>	Interleaving pattern (integer)			
<b>Input3</b>	Puncturing pattern (integer)			
<b>Output</b>	Turbo decoded binary sequence (integer)			

**Limits**

$$K \geq 1$$

$$L_1 \geq 2$$

$$L_2 \geq 2$$

$$G_1, G_2, \dots, G_4 \geq 0$$

$$Iteration \geq 1$$

$$0 \leq \text{Feedback} \leq 1$$

## Notes

1. This model is used for Turbo Decoder with Parallel Concatenated Convolutional Code (PCCC).  $K$  is number of information bits in each code block
2. Turbo Coder Structure: Fig.1 shows the diagram of Turbo Coder with PCCC. The encoder consists of two recursive systematic convolutional (RSC) encoders with rate 1/2 which are separated by an  $K$ -bit interleaver, together with an optional puncturing procedure. For details of the encoder, please refer to the model **Turbo Coder with PCCC**.




Fig.1 Turbo Coder with PCCC

3. **Iterative Turbo Decoder Structure:** The diagram of iterative Turbo Decoder with PCCC is shown in Fig.2. It should be noted that the turbo decoder must insert zeros in the soft

$0 < \text{Feedback} \leq 1$

channel output for these punctured bits. In addition, a Feedback Factor ( )

is used to multiply the extrinsic information for stability with a typical value 0.8.




Fig.2 Iterative Turbo Decoder with PCCC

4. **RSC Decoder:** In this model, each of the five typical algorithms (**BCJR-MAP**, **Max-Log-MAP**, **Log-MAP (Exact)**, **Log-MAP** and **SOVA**) can be chosen used in RSC Decoder, which is the core of the iterative Turbo Decoder. The five algorithms are described in [3]. Please refer to [3] for details.

### Netlist Form

```
ATDECPCCC:NAME n1 n2 n3 n4 nexsys_component=TDECPCCC
[ALGORITHM=val] K=val L1=val L2=val G1=val G2=val G3=val G4=val
+ [PUNCTURING=val] [TERMINATION =val] [ITERATION=val] [TRELLIS_
DEPTH=val] [A =val]
+ [EBN0R=val] [FEEDBACK =val] [RIN1=val] [RIN2=val] [RIN3=val]
[ROUT=val]
```

### Netlist Example


```
ATDECPCCC:1 1 2 3 4 nexsys_component=TDECPCCC ALGORITHM = 3
K=636 L1=5 L2=5 G1=19 G2=31 G3=19 G4=31
+ PUNCTURING=6 TERMINATION=3 ITERATION=6 TRELLIS_DEPTH =50
A=1.0
+ EbN0R=2 FEEDBACK=0.8
```

### References

1. C. Berrou and A. Glavieux, "Near optimum error correcting coding and decoding: Turbo-codes," *IEEE Trans. Commun.*, vol. 44, no. 10, pp. 1261–1271, 1996.

2. J. Hagenauer, E. Offer, and L. Papke, "Iterative decoding of binary block and convolutional codes," *IEEE Trans. Inform. Theory*, pp. 429–445, Mar. 1996.
3. J. P. Woodard and L. Hanzo, "Comparative Study of Turbo Decoding Techniques: An Overview," *IEEE Transactions on Vehicular Technology*, vol. 49, no. 6, pp. 2208-2233, Nov. 2000.
4. D. Divsalar and F. Pollara, "Turbo codes for PCS applications," Proc. 1995 Int. Conf. Comm., pp54-59.
5. L. R. Bahl, J. Cocke, F. Jelinek, and J. Raviv, "Optimal decoding of linear codes for minimizing symbol error rate," *IEEE Trans. Inform. Theory*, vol. vol. IT-20, pp. 284–287, Mar. 1974.
6. W. Koch and A. Baier, "Optimum and sub-optimum detection of coded data disturbed by time-varying inter-symbol interference," *IEEE Globecom*, pp. 1679–1684, Dec. 1990.
7. J. A. Erfanian, S. Pasupathy, and G. Gulak, "Reduced complexity symbol detectors with parallel structures for ISI channels," *IEEE Trans. Commun.*, vol. 42, pp. 1661–1671, 1994.
8. P. Robertson, E. Villebrun, and P. Hoeher, "A comparison of optimal and sub-optimal MAP decoding algorithms operating in the log domain," in *Proc. Int. Conf. Communications*, June 1995, pp. 1009–1013.
9. J. Hagenauer and P. Hoeher, "A Viterbi algorithm with soft-decision outputs and its applications," *IEEE Globecom*, pp. 1680–1686, 1989.
10. J. Hagenauer, "Source-controlled channel decoding," *IEEE Trans. Commun.*, vol. 43, pp. 2449–2457, Sept. 1995.

## Viterbi Decoder (VDEC)



Property	Description	Units	Default	Range/Type
<b>N</b>	Number of bits to generate at the output for each K input bits	None	2	[1, 8]/Integer
<b>K</b>	Number of input bits to be shifted into shift register at each step.	None	1	[1, 8]/Integer
<b>L</b>	Constraint length of convolutional coder	None	5	[2, Inf]/Integer
<b>Decision</b>	Hard decision {0} Soft decision {1}	None	0	[0, 1]/Integer
<b>Puncturing</b>	No {0} Puncturing period {>0}	None	0	[0, Inf]/Integer
<b>Trellis_ Depth</b>	Trellis depth of Viterbi decoder	None	25	(0, Inf)/Integer
<b>T</b>	True output value	None	1	(-Inf, Inf)/Real
<b>F</b>	False output value	None	0	(-Inf, Inf)/Real
<b>G1, G2, ..., G8</b>	Generators of convolutional coder (specified in decimal) (optional)	None	0	[0, 4294967295]/Integer
<b>RIN1</b>	Input impedance	Ohm	Inf	(0, Inf]/Real
<b>RIN2</b>	Input impedance	Ohm	Inf	(0, Inf]/Real
<b>ROUT</b>	Output impedance	Ohm	0	[0, Inf]/Real
<b>Ports</b>				
<b>Input1</b>	Received signal to be decoded (real)			
<b>Input2</b>	Puncturing pattern (integer)			
<b>Output</b>	The convolutionally decoded binary sequence (real)			

## Limits

$$0 < K \times L \leq 32$$

## Notes

1. This model is Viterbi decoder for a convolutional code. In order to provide the correct decoding process, the parameters which are shared by a **Convolutional Coder** and corresponding **Viterbi Decoder** must be identical except the two parameters:  $T$  and  $F$ . These identical parameters are  $N, K, L, G_1, G_2, \dots, G_N$  with  $N \leq 8$ . Please refer to the list of parameters given for the **Convolutional Coder** model.
2. This model takes a received input sequence (which may contain errors when compared to the sequence originally transmitted by the **Convolutional Coder** model) and optimally decodes this sequence using the Viterbi Algorithm (**VA**) (Please refer to [1] for more details). This model can perform hard decision or soft decision, the corresponding metric may be either a Hamming metric or a Euclidean metric, respectively.
3. Puncturing is a procedure for omitting some of the encoded bits in the transmitter (thus reducing the number of transmitted bits and increasing the coding rate) and inserting a dummy “zero” into the convolutional decoder in the receiver in place of the omitted bits. If the parameter *Puncturing* is set to a positive integer, the corresponding puncturing pattern (the number of samples equals Puncturing period) is obtained on the second input port. For the values of the pattern sequence, please refer to the **Puncturer** model and **Depuncturer** model.
4. At the *Trellis\_Depth* stage, this model starts to output the optimally decoded binary data only after receiving  $N \times Trellis\_Depth$  input bits. That means if the total number of bits present at the input port is less than  $N \times Trellis\_Depth$ , no bits are decoded and sent to the output port.
5. After receiving  $N \times Trellis\_Depth$  input bits, this model generates  $2^{K(L-1)}$  possible decoded sequences. The model then chooses the decoded sequence that most likely corresponds to the originally transmitted sequence at the output of the **Convolutional Coder** model and outputs  $K$  optimally decoded bits at each stage in the decoding process. Note that the first optimally decoded  $K$  output bits appear at the output port only after  $N \times Trellis\_Depth$  input bits have been received. Then as each new  $N$  bits are received at the input port, the optimally decoded  $K$  bits (i.e., the bits that are received in *Trellis\_Depth* stages) are sent to the output and so on. Finally, the model decodes the remaining  $(N-1) \times Trellis\_Depth$  input bits using Viterbi Algorithm (VA), chooses  $(K-1) \times Trellis\_Depth$  output bits that most likely corresponds to the originally transmitted sequence at the output of the **Convolutional Coder** model.
6. At the beginning of the decoding process, it is always assumed that this model starts in the all zero state (i.e., the content of the  $K \times L$  shift register is binary zero).
7. The ratio of the output bit rate to the input bit rate is  $K/N$ .

## Netlist Form

```
AVDEC:NAME  n1 n2 n3 nexsys_component=VDEC N=val K=val L=val  
[DECISION=val] [PUNCTURING=val] TRELLIS_DEPTH =val + [T=val]  
[F=val] [G1...N=val] [RIN1=val] [RIN2=val] [ROUT=val]
```

### Netlist Example

```
AVDEC:1 1 2 3 nexsys_component=VDEC N=2 K=1 L=7 DECISION = 0  
PUNCTURING = 6 TRELLIS_DEPTH = 35 G1=91 G2=121
```

### References

1. J. G. Proakis, *Digital Communications*, McGraw-Hill, 2001.



## Viterbi Decoder with Packet Transmission (VDECPT)



Property	Description	Units	Default	Range/Type
<b>N</b>	Number of bits to be generated at the output for each K input bits	None	2	[1, 8]/Integer
<b>K</b>	Number of input bits to be shifted into shift register at each step.	None	1	[1, 8]/Integer
<b>L</b>	Constraint length of convolutional coder	None	5	[2, Inf]/Integer
<b>Decision</b>	Hard decision {0}, Soft decision {1}	None	0	[0, 1]/Integer
<b>Puncturing</b>	No {0} Puncturing period {>0}	None	0	[0, Inf]/Integer
<b>Msg_ Length</b>	Message length	None	100	[1, Inf]/Integer
<b>Pkt_ Length</b>	Packet length	None	100	[1, Inf]/Integer
<b>Trellis_ Depth</b>	Trellis depth of Viterbi decoder	None	25	(0, Inf)/Integer
<b>T</b>	True output value	None	1	(-Inf, Inf)/Real
<b>F</b>	False output value	None	0	(-Inf, Inf)/Real
<b>G1, G2, ..., G8</b>	Generators of convolutional coder (specified in decimal) (optional)	None	0	[0, 4294967295]/Integer
<b>RIN1</b>	Input impedance	Ohm	Inf	(0, Inf]/Real
<b>RIN2</b>	Input impedance	Ohm	Inf	(0, Inf]/Real
<b>ROUT</b>	Output impedance	Ohm	0	[0, Inf)/Real
<b>Ports</b>				
<b>Input1</b>	Received signal to be decoded (real)			

<b>Input2</b>	Puncturing pattern (integer)
<b>Output</b>	The convolutionally decoded binary sequence (real)

## Limits

$$0 < K \times L \leq 32$$

$$Pkt\_Length \geq Trellis\_Depth$$

$$Pkt\_Length \geq Msg\_Length$$

## Notes/Equations

1. This model is Viterbi decoder for a convolutional code with packet transmission. In order to provide the correct decoding process, the parameters which are shared by a **Convolutional Coder** and corresponding **Viterbi Decoder with packet transmission** must be identical except the two parameters:  $T$  and  $F$  and . These identical parameters are  $N, K, L, G_1, G_2, \dots, G_N$  with  $N \leq 8$ . Please refer to the list of parameters given for the **Convolutional Coder** model.
2. This model takes a received input sequence (which may contain errors when compared to the sequence originally transmitted by the Convolutional Coder model) and optimally decodes this sequence using Viterbi Algorithm (**VA**) (Please refer to [1] for more details). This model can perform hard decision or soft decision, the corresponding metric may be either a Hamming metric or a Euclidean metric, respectively.
3. Puncturing is a procedure for omitting some of the encoded bits in the transmitter (thus reducing the number of transmitted bits and increasing the coding rate) and inserting a dummy “zero” into the convolutional decoder in the receiver in place of the omitted bits. If the parameter *Puncturing* is set to a positive integer, the corresponding puncturing pattern (the number of samples equals Puncturing period) is obtained on the second input port. For the values of the pattern sequence, please refer to the **Puncturer** model and **Depuncturer** model.
4. *Msg\_Length* and *Pkt\_Length* are the length of Message and Packet, respectively. It should be noted that each packet includes  $K \times Pkt\_Length$  bits at the input of the **Convolutional Coder** model and is formed by appending “zero” bits to each  $K \times Msg\_Length$  message bits.
5. At the *Trellis\_Depth* stage, this model starts to output the optimally decoded binary data only after receiving  $N \times Trellis\_Depth$  input bits. That means if the total number of bits

present at the input port is less than  $N \times Trellis\_Depth$ , no bits are decoded and sent to the output port.

- After receiving  $N \times Trellis\_Depth$  input bits, this model generates  $2^{K(L-1)}$  possible decoded sequences. The model then chooses the decoded sequence that most likely corresponds to the originally transmitted sequence at the output of the **Convolutional Coder** model and outputs  $K$  optimally decoded bits at each stage in the decoding process. Note that the first optimally decoded  $K$  output bits appear at the output port only after  $N \times Trellis\_Depth$  input bits have been received. Then as each new  $N$  bits are received at the input port, the optimally decoded  $K$  bits (i.e., the bits that are received in  $Trellis\_Depth$  stages) are sent to the output and so on.

Finally, the model decodes the remaining  $(N-1) \times Trellis\_Depth$  input bits using Viterbi Algorithm (**VA**), chooses  $(K-1) \times Trellis\_Depth$  output bits that most likely corresponds to the originally transmitted sequence at the output of the **Convolutional Coder** model.

- At the beginning of the decoding process, it is always assumed that this model starts in the all zero state (i.e., the content of the  $K \times L$  shift register is binary zero). The contents of this shift register can be reinitialized (i.e., set to binary zero) by properly specifying the parameter  $Pkt\_Length$  (which must always be greater than or equal to  $Trellis\_Depth$ ). In other words, after receiving  $N \times Pkt\_Length$  bits, this model outputs  $K \times Pkt\_Length$  optimally decoded bits, after which the contents of the shift register are reinitialized.
- The ratio of the output bit rate to the input bit rate is  $K/N$ .

### Netlist Form

```
AVDECPT:NAME  n1 n2 n3 nexsys_component=VDECPT N=val K=val
L=val [DECISION=val] [PUNCTURING=val] MSG_LENGTH =val
+ PKT_LENGTH =val TRELLIS_DEPTH =val [T=val] [F=val] [G1=val ...
GN=val]
+[RIN1=val] [RIN2=val] [ROUT=val]
```

### Netlist Example

```
AVDECPT:1 1 2 3 nexsys_component=VDECPT N=2 K=1 L=7 DECISION=0
PUNCTURING=6 MSG_LENGTH=118
+PKT_LENGTH=120 TRELLIS_DEPTH=35 G1=91 G2=121
```

### References

- J. G. Proakis, *Digital Communications*, McGraw-Hill, 2001.

## Data Converters

This topic describes the following System components:

["Serial Analog to Digital Converter \(ADC\)"](#) on the facing page

["Binary to M-ary Coder \(BMEN\)"](#) on page 38-109

["Binary to NRZ Converter \(BTONRZ\)"](#) on page 38-110

["Complex to Magnitude & Phase Converter \(CTOMP\)"](#) on page 38-112

["Complex to Real Converter \(CTOR\)"](#) on page 38-113

["Complex to Real & Imaginary Converter \(CTORI\)"](#) on page 38-114

["Serial Digital to Analog Converter \(DAC\)"](#) on page 38-115

["M-ary to Binary Decoder \(MBEN\)"](#) on page 38-117

["Magnitude & Phase to Complex Converter \(MPTOC\)"](#) on page 38-118

["NRZ to Binary Converter \(NRZTOB\)"](#) on page 38-119


["Parallel Analog to Digital Converter \(PADC\)"](#) on page 38-121

["Parallel Digital to Analog Converter \(PDAC\)"](#) on page 38-123

["Real & Imaginary to Complex Converter \(RITOC\)"](#) on page 38-125

["Real Input to Complex Output \(RTOC\)"](#) on page 38-126

## Serial Analog to Digital Converter (ADC)




Property	Description	Units	Default	Range/Type
<b>NBITS</b>	Number of bits per sample	None	8	(0, Inf)/Real
<b>VL</b>	Minimum input voltage, in voltage units	Volt	-1.0	(-Inf, Inf)/Real
<b>VH</b>	Maximum input voltage (any number), in voltage units	Volt	1.0	(-Inf, Inf)/Real
<b>RIN1</b>	Input1 impedance	Ohm	Inf	(0, Inf]/Real
<b>RIN2</b>	Input2 impedance	Ohm	Inf	(0, Inf]/Real
<b>ROUT</b>	Output impedance	Ohm	0	[0, Inf)/Real
<b>Ports</b>				
<b>Input1</b>	Input1 signal (real)			
<b>Input2</b>	Input2 clock signal (real)			
<b>Output</b>	Output signal (real)			

### Notes

1. The output of this ADC is a serial bit stream representing the amplitude of the input signal at the sampling instances. The input voltage Range/Type from  $V_L$  to  $V_H$  is partitioned into  $2^{n_{bits}}$  values. Each interval is indexed by an integer value ranging between 0 and  $2^{n_{bits}}-1$ . The intervals are labeled according to the offset binary format; that is, the interval corresponding to  $V_L$  is encoded at 00 ... , 0; the next largest voltage interval is encoded as 00... ,01 etc.; and, the interval corresponding to  $V_H$  is encoded as 111 ... , 11.
2. At every positive clock edge, the ADC samples the input signal, determines the interval in which the sample lies, and outputs the corresponding index of that interval. The output is a serial bit stream; each bit is placed on the output pin for one clock period—the LSB is output first and the MSB is output last. At the end of  $n_{bits}$  clocks, all bits have been transmitted and the input voltage is sampled again.

- In the following illustration, a signal is the input into the ADC element, which has as its parameter values Nbits=8, vl = -1V and Vh = 1V. The ADC is clocked at a rate of 0.015625  $\mu$ s.




### Netlist Form

```
AADC:Name n1 n2 n3 nexsys_component=ADC NBITS=val Vl=val
Vh=val [Rin1=val] [Rin2=val][Rout=val]
```

### Netlist Example

```
AADC:1 1 2 3 nexsys_component=ADC Nbits=8 Vl=-1 Vh=1
```

## Binary to M-ary Coder (BMEN)



Property	Description	Units	Default	Range/Type
<b>NB</b>	Number of bits to group into one symbol	None	1	[1, 31]/Integer
<b>RIN</b>	Input impedance	Ohm	Inf	(0, Inf]/Real
<b>ROUT</b>	Output impedance	Ohm	0	[0, Inf]/Real
<b>Ports</b>				
<b>Input</b>	Input signal of bits, starting with LSB (real)			
<b>Output</b>	Output signal of symbols (real)			

### Notes

1. This model outputs integer symbols in the Range/Type of  $0, \dots, 2^{NB} - 1$  from an integer input signal made up of 0's and 1's.
2. Each incoming NB bits are grouped and mapped to one of the corresponding above symbols (BMEN interprets the value of each bit as follows:  $V < 0.5$  : binary 0,  $V \geq 0.5$  : binary 1).
3. The ratio of the output symbol rate to that of the input bit rate is  $1/NB$ .

### Netlist Form

```
ABMEN:Name n1 n2 nexsys_component=BMEN NB=val [Rin1=val]
[Rin2=val] [Rout=val]
```

### Netlist Example

```
ABMEN:1 1 2 nexsys_component=BMEN NB=2
```

## Binary to NRZ Converter (BTONRZ)



Property	Description	Units	Default	Range/Type
<b>TYPE</b>	Type of mapping: {0} / {1}	None	0	[0, 1]/Integer
<b>RIN</b>	Input impedance	Ohm	Inf	(0, Inf]/Real
<b>ROUT</b>	Output impedance	Ohm	0	[0, Inf)/Real
<b>Ports</b>				
<b>Input</b>	Input signal (complex)			
<b>Output</b>	Output Signal (real)			

### Notes

1. This model converts binary bits to non-return zero signal. If TYPE is set to 0, a binary bit 0 is mapped to +1 and a binary bit 1 is mapped to -1. Otherwise, a binary bit 0 is mapped to -1 and a binary bit 1 is mapped to +1. The relation of the output  $z$  and the input  $x$  is given by

$$z = \begin{cases} -1 & x \geq 0.5 \\ 1 & x < 0.5 \end{cases} \quad \text{for } TYPE = 0 \quad (1)$$

$$z = \begin{cases} 1 & x \geq 0.5 \\ -1 & x < 0.5 \end{cases} \quad \text{for } TYPE = 1 \quad (2)$$

### Netlist Form

```
ABTONRZ:NAME n1 n2 nexsys_component=BTONRZ [TYPE=val]
[RIN=val] [ROUT=val]
```



### Netlist Example

```
ABTONRZ:1 1 2 nexsys_component=BTONRZ
```

## Complex to Magnitude & Phase Converter (CTOMP)



Property	Description	Units	Default	Range/Type
<b>RIN</b>	Input impedance	Ohm	Inf	(0, Inf]/Real
<b>ROUT1</b>	Output1 impedance	Ohm	0	[0, Inf)/Real
<b>ROUT2</b>	Output2 impedance	Ohm	0	[0, Inf)/Real
<b>Ports</b>				
<b>Input</b>	Input signal (complex)			
<b>Output1t</b>	Output1 Signal (real)			
<b>Output2t</b>	Output2t Signal (real)			

### Notes

1. This model converts a complex signal to two real signals. The first output signal is the magnitude of the input signal and the other is the phase of the input signal, in radians.

### Netlist Form

```
ACTOMP:NAME n1 n2 n3 nexsys_component=CTOMP [RIN=val]
[ROUT1=val] [ROUT2=val]
```

### Netlist Example

```
ACTOMP:1 1 2 3 nexsys_component=CTOMP
```

## Complex to Real Converter (CTOR)



Property	Description	Units	Default	Range/Type
<b>Phase</b>	Phase for transforming input signal	Deg	0	[-180, 180]/Real
<b>RIN</b>	Input impedance	Ohm	Inf	(0, Inf]/Real
<b>ROUT</b>	Output impedance	Ohm	0	[0, Inf)/Real
<b>Ports</b>				
<b>Input</b>	Input signal (complex)			
<b>Output</b>	Output Signal (real)			

### Notes

This model converts the complex input signal  $V_{in}(t)$  into a real output signal  $V_{out}(t)$  according to the following equation:

$$V_{out}(t) = \text{Re}\{V_{in}(t)\} \cos(\text{PHASE}) + \text{Im}\{V_{in}(t)\} \sin(\text{PHASE})$$

For  $\text{PHASE} = 0\text{deg}$ , the output equals the real part of the input signal, and for  $\text{PHASE} = 90\text{deg}$  the output equals the imaginary part of the input signal.

### Netlist Form

```
ACTOR:Name n1 n2 nexsys_component=CTOR PHASE=val [Rin1=val]
[Rin2=val] [Rout=val]
```

### Netlist Example

```
ACTOR:1 1 2 nexsys_component=CTOR PHASE=90DEG
```

## Complex to Real & Imaginary Converter (CTORI)



Property	Description	Units	Default	Range/Type
<b>RIN1</b>	Input1 impedance	Ohm	Inf	(0, Inf]/Real
<b>ROUT1</b>	Output1 impedance	Ohm	0	[0, Inf)/Real
<b>ROUT2</b>	Output2 impedance	Ohm	0	[0, Inf)/Real
<b>Ports</b>				
<b>Input</b>	Input signal (complex)			
<b>Output1</b>	Output1 Signal (real)			
<b>Output2</b>	Output2 Signal (real)			

### Notes

1. This model converts a complex signal to two real signals. The first output signal is the real part of the input signal and the other is the imaginary part.


### Netlist Form

```
ACTORI:NAME n1 n2 n3 nexsys_component=CTORI [RIN=val]
[ROUT1=val] [ROUT2=val]
```

### Netlist Example

```
ACTORI:1 1 2 3 nexsys_component=CTORI
```

## Serial Digital to Analog Converter (DAC)




Property	Description	Units	Default	Range/Type
<b>NBITS</b>	Number of bits	None	8	(0, Inf)/Real
<b>VH</b>	Maximum output voltage, in voltage units	Volt	-1V	(-Inf, Inf)/Real
<b>VL</b>	Minimum output voltage, in voltage units	Volt	1V	(-Inf, Inf)/Real
<b>RIN1</b>	Input1 impedance	Ohm	Inf	(0, Inf]/Real
<b>RIN2</b>	Input2 impedance	Ohm	Inf	(0, Inf]/Real
<b>ROUT</b>	Output impedance	Ohm	0	[0, Inf)/Real
<b>Ports</b>				
<b>Input1</b>	Input1 bit stream (real)			
<b>Input2</b>	Input2 clock input (real)			
<b>Output</b>	Output signal (real)			

### Notes

1. This DAC accepts a serial binary input and converts it into the appropriate analog voltage. At each positive clock edge (when the clock voltage becomes greater than 0.5V) the input signal is sampled and compared to 0.5V to determine if it is a logic 0 or 1. Once nbits bits are clocked into the DAC, the output voltage is calculated. It is assumed that the LSB is clocked in first and the MSB is clocked in last.
2. The following figure shows outputs for an ADC and A DAC with Nbit s= 4, VL = -1V and I = 1V. The clock has a rate of 0.015625  $\mu$ s, thus, the DAC element outputs a new analog

sample every 0.125  $\mu$ s.




**Netlist Form**

```
ADAC:Name n1 n2 n3 nexsys_component=DAC NBITS=val VL=val
VH=val [Rin1=val] [Rin2=val][Rout=val]
```

**Netlist Example**

```
ADAC:1 1 2 3 nexsys_component=DAC NBITS=4 VL=-1 VH=1
```

## M-ary to Binary Decoder (MBEN)



Property	Description	Units	Default	Range/Type
<b>NB</b>	Number of bits to group into one symbol	None	2	[1, 32]/Integer
<b>RIN</b>	Input impedance	Ohm	Inf	(0, Inf]/Real
<b>ROUT</b>	Output impedance	Ohm	0	[0, Inf]/Real
<b>Ports</b>				
<b>Input</b>	Input signal of symbols (real)			
<b>Output</b>	Output signal of bits, LSB first (real)			

### Notes

1. This model converts the M-ary input signal into a binary output signal of 0's and 1's.
2. The input signal is made of symbols (voltages) in the Range/Type of  $(0, \dots, 2^{NB} - 1)$ .
3. The ratio of the output bit rate to the input symbol rate is given by NB. For example, with NB=5, the MBEN expects an input voltage in the range  $[0, 31]V$ . For an input of 0V, the 5-bit MBEN outputs 00000. For an input of 31V, the 5-bit MBEN outputs 11111.
4. For negative input voltages, the MBEN outputs NB bits of zeros.
5. For voltages above  $(2^{NB} - 1)$ , the MBEN outputs NB bits of ones (i.e., the maximum value).


### Netlist Form

```
AMBEN:Name n1 n2 nexsys_component=MBEN NB=val [Rin1=val]
[Rin2=val] [Rout=val]
```

### Netlist Example

```
AMBEN:1 1 2 nexsys_component=MBEN NB=4
```

## Magnitude & Phase to Complex Converter (MPTOC)



Property	Description	Units	Default	Range/Type
<b>RIN1</b>	Input1 impedance	Ohm	Inf	(0, Inf]/Real
<b>RIN2</b>	Input2 impedance	Ohm	Inf	(0, Inf]/Real
<b>ROUT</b>	Output impedance	Ohm	0	[0, Inf)/Real
<b>Ports</b>				
<b>Input1</b>	Input signal (real)			
<b>Input2</b>	Input2 signal (real)			
<b>Output</b>	Output Signal (complex)			

### Notes

1. This model converts two real signals to a complex signal. The first input signal is treated as the magnitude and the other as the phase of the output signal in radians.

### Netlist Form


```
AMPTOC:NAME n1 n2 n3 nexsys_component=MPTOC [RIN1=val] [RIN2=val]
[ROUT=val]
```

### Netlist Example

```
AMPTOC:1 1 2 3 nexsys_component=MPTOC
```



## NRZ to Binary Converter (NRZTOB)



Property	Description	Units	Default	Range/Type
<b>TYPE</b>	Type of mapping: {0} / {1}	None	0	[0, 1]/Integer
<b>RIN</b>	Input impedance	Ohm	Inf	(0, Inf]/Real
<b>ROUT</b>	Output impedance	Ohm	0	[0, Inf)/Real
<b>Ports</b>				
<b>Input</b>	Input signal (real)			
<b>Output</b>	Output signal (real)			

### Notes

1. This model converts non-return zero signal to binary bits. The relation of the output  $z$  and the input  $x$  is given by

$$z = \begin{cases} 0 & x \geq 0 \\ 1 & x < 0 \end{cases} \quad \text{for } TYPE = 0 \quad (1)$$

$$z = \begin{cases} 1 & x \geq 0 \\ 0 & x < 0 \end{cases} \quad \text{for } TYPE = 1 \quad (2)$$


### Netlist Form

```
ANRZTOB:NAME n1 n2 nexsys_component=NRZTOB [TYPE=val]  
[RIN=val] [ROUT=val]
```

### Netlist Example

```
ANRZTOB:1 1 2 nexsys_component=NRZTOB
```

## Parallel Analog to Digital Converter (PADC)



Property	Description	Units	Default	Range/Type
<b>NBITS</b>	Number of bits per sample	None	8	[1, 32]/Integer
<b>VL</b>	Minimum input voltage	Volt	-1	(-Inf, Inf)/Real
<b>VH</b>	Maximum input voltage	Volt	1	(-Inf, Inf)/Real
<b>RIN1</b>	Input impedance	Ohm	Inf	(0, Inf]/Real
<b>RIN2</b>	Input impedance	Ohm	Inf	(0, Inf]/Real
<b>ROUT</b>	Output impedance	Ohm	0	[0, Inf]/Real
<b>Ports</b>				
<b>Input1</b>	Input signal (real)			
<b>Input2</b>	Input clock signal (real) [Optional]			
<b>Output</b>	Output signal (real)			

### Limits

1.  $VH > VL$

### Notes

1. The first input is supposed to be the analog signal to be sampled and quantized, while the second input is the clock signal. From the rising edge of the digital clock input to the parallel ADC, the input waveform is sampled and quantized. The number of quantization levels is equal to  $2^{nbits}$ , with the range of input values being determined by **vl** and **vh**. Input signal values outside of this range outputs 0 on the low side and  $(2^{nbits}-1)$  on the high side.
2. If a clock signal is not supplied on *n2*, the output is clocked out for every incoming sample.


### Netlist Form

```
APADC:NAME n1 n2 n3 nexsys_component=PADC nbits=val vl=val  
vh=val [Rin1=val] [Rin2=val] [Rout=val]
```

### Netlist Example

```
APADC:1 1 2 3 nexsys_component=PADC nbits=8 vl=0 vh=1
```

## Parallel Digital to Analog Converter (PDAC)



Property	Description	Units	Default	Range/Type
<b>NBITS</b>	Number of bits per sample	None	8	[1, 32]/Integer
<b>VL</b>	Minimum output voltage	Volt	-1	(-Inf, Inf)/Real
<b>VH</b>	Maximum output voltage	Volt	1	(-Inf, Inf)/Real
<b>RIN</b>	Input impedance	Ohm	Inf	(0, Inf]/Real
<b>ROUT</b>	Output impedance	Ohm	0	[0, Inf)/Real
<b>Ports</b>				
<b>Input1</b>	Input1 signal (real)			
<b>Input2</b>	Input2 clocksignal (real) [Optional]			
<b>Output</b>	Output signal (real)			

### Limits

1.  $VH > VL$

### Notes

1. From the rising edge of the digital clock input to the parallel DAC, the input digital signal is converted to analog. The number of quantization levels is equal to  $2^{nbits}$ . The range of output values is determined by **vl** and **vh**. The output value is calculated like this:

$$v_{out}(n) = \frac{v_{in}(n)}{2^{nbits}} * (v_h - v_l) + v_l$$

2. The input signal is assumed to be in the range of  $[0, 2^{nbits}-1]$ , if the input signal is out of this range, then it is regarded as 0 for those less than 0, and  $2^{nbits}-1$  for those greater than  $2^{nbits}-1$ .
3. The clock signal is assumed to be thresholded at 0.5.
4. If a clock signal is not supplied on  $n2$ , the output is clocked out for every incoming sample.


### Netlist Form

```
APDAC:NAME n1 n2 n3 nexsys_component=PDAC nbits=val vl=val  
vh=val [Rin1=val] [Rin2=val] [Rout=val]
```

### Netlist Example

```
APDAC:1 1 2 3 nexsys_component=PDAC nbits = 8 vl = 0 vh = 1
```

## Real & Imaginary to Complex Converter (RITOC)



Property	Description	Units	Default	Range/Type
<b>RIN1</b>	Input1 impedance	Ohm	Inf	(0, Inf]/Real
<b>RIN2</b>	Input2 impedance	Ohm	Inf	(0, Inf]/Real
<b>ROUT</b>	Output impedance	Ohm	0	[0, Inf)/Real
<b>Ports</b>				
<b>Input1</b>	Input1 signal (real)			
<b>Input2</b>	Input2 signal (real)			
<b>Output</b>	Output Signal (complex)			

### Notes

1. This model converts two real signals to a complex signal. The first input signal is treated as the real part and the other as the imaginary part.

### Netlist Form

```
ARITOC:NAME n1 n2 n3 nexsys_component=RITOC [RIN1=val]
[RIN2=val] [ROUT=val]
```

### Netlist Example

```
ARITOC:1 1 2 3 nexsys_component=RITOC
```

## Real Input to Complex Output (RTOC)



Property	Description	Units	Default	Range/Type
Phase	Phase for transforming input signal	Deg	0	[-180, 180]/Real
RIN	Input impedance	Ohm	Inf	(0, Inf]/Real
ROUT	Output impedance	Ohm	0	[0, Inf)/Real
<b>Ports</b>				
Input	Input signal (real)			
Output	Output signal (complex)			

### Notes

1. This model converts the real input signal  $V_{in}(t)$  into a complex output signal  $V_{out}(t)$  according to the following equations:  

$$\text{Re}\{V_{out}(t)\} = V_{in}(t) \cos(\text{PHASE})$$

$$\text{Im}\{V_{out}(t)\} = V_{in}(t) \sin(\text{PHASE})$$
 For PHASE = 0deg, the output is real and equals the input signal (i.e., imaginary part is zero) and for PHASE = 90deg the output is pure imaginary and equals  $V_{in}(t)$  (i.e., real part is zero).

### Netlist Form

```
ARTOC:Name n1 n2 nexsys_component=RTOC PHASE=val [Rin1=val]
[Rin2=val] [Rout=val]
```

### Netlist Example

```
ARTOC:1 1 2 nexsys_component=RTOC PHASE=90DEG
```



## Demodulators

This topic describes the following System components:

["Synchronous Amplitude Demodulator \(AMDEM\)"](#) on the next page

["Complex Multiplier \(CMULT\)"](#) on page 38-130

["PI/4DQPSK Demodulator \(DQPSKDEM\)"](#) on page 38-132

["Edge Demodulator \(EDGEDEM\)"](#) on page 38-134

["Envelope Detector \(ENVELOPE\)"](#) on page 38-137

["Frequency Demodulator \(FMDEM\)"](#) on page 38-139

["I-Q Demodulator \(IQDEM\)"](#) on page 38-140


["Logarithmic Detector \(LOGDET\)"](#) on page 38-142

["Phase Demodulator \(PMDEM\)"](#) on page 38-144

["Phase Shift Keying Demodulator \(PSKDEM\)"](#) on page 38-145

["QAM Demodulator \(QAMDEM\)"](#) on page 38-146

## Synchronous Amplitude Demodulator (AMDEM)



Property	Description	Units	Default	Range/Type
<b>SEN</b>	Demodulation sensitivity, in voltage units per volt	None	1V	[-1e6, 1e6]/Real
<b>PHAS</b>	Carrier phase offset	Deg	0	[-180, 180]/Real
<b>TYPE</b>	Type of Synchronous AM demodulator 1: In-phase AM demodulator 2: Quad-phase AM demodulator	None	1	[1, 2]/Integer
<b>RIN</b>	Input impedance	Ohm	Inf	(0, Inf]/Real
<b>ROUT</b>	Output impedance	Ohm	0	[0, Inf]/Real
<b>Ports</b>				
<b>Input</b>	The input AM modulated signal (complex)			
<b>Output</b>	The output of AM demodulator (complex)			

### Notes

1. This model performs AM demodulation. The input to this model is assumed to be an AM modulated bandpass signal with in-phase and quad-phase envelopes  $v_{in,i}(t)$  and  $v_{in,q}(t)$ . The output is a baseband signal.

There are two different AM demodulators. The output quad-phase is always 0, and the in-phase signal is given as follows, respectively

- (1) TYPE = 1 for In-phase AM demodulator,  $v_{out,i}(t) = SEN \cdot I(t)$
- (2) TYPE = 2 for Quad-phase AM demodulator,  $v_{out,i}(t) = SEN \cdot Q(t)$

where

$$I(t) = v_{in,i}(t) \cdot \cos(\Theta) + v_{in,q}(t) \cdot \sin(\Theta)$$

$$Q(t) = -v_{in,i}(t) \cdot \sin(\Theta) + v_{in,q}(t) \cdot \cos(\Theta)$$

$$\theta = PHAS \cdot \pi / 180$$


### Netlist Form

```
AAMDEM:Name n1 n2 nexsys_component=AMDEM SEN=val [PHAS=val]  
[TYPE=val] [Rin=Val] [Rout=Val]
```

### Netlist Example

```
AAMDEM:1 1 2 nexsys_component=AMDEM SEN=1.2 PHAS=0DEG TYPE=1
```

## Complex Multiplier (CMULT)



Property	Description	Units	Default	Range/Type
<b>TYPE</b>	Type of multiplier: 1: High side multiplier 2: Low side multiplier	None	1	[1, 2]/Integer
<b>RIN1</b>	Input1 impedance	Ohm	Inf	(0, Inf]/Real
<b>RIN2</b>	Input2 impedance	Ohm	Inf	(0, Inf]/Real
<b>ROUT</b>	Output impedance	Ohm	0	[0, Inf]/Real
<b>Ports</b>				
<b>Input1</b>	Input1 signal (complex)			
<b>Input2</b>	Input2 signal (complex)			
<b>Output</b>	Output signal (complex)			

### Notes

1. This model performs complex multiplication. If both inputs to this model are baseband signals  $v_{in,1}(t)$  and  $v_{in,2}(t)$ , the output is baseband signal. The output quad-phase is 0, and in-phase signal is given as follows

$$V_{out,i}(t) = v_{in,1,i}(t) \cdot v_{in,2,i}(t)$$

If both the inputs to this model are bandpass signals with the in-phase and quad-phase envelopes  $v_{in,1,i}(t)$ ,  $v_{in,1,q}(t)$  and  $v_{in,2,i}(t)$ ,  $v_{in,2,q}(t)$ , the output is bandpass signal and has the different output carrier frequency. The output carrier frequency, in-phase and quad-phase envelopes are given as follows, respectively

2. TYPE = 1 for high side multiplier

$$f_{out} = f_{in,1} + f_{in,2}$$

$$V_{out,i}(t) = V_{in,1,i}(t) \cdot V_{in,2,i}(t) - V_{in,1,q}(t) \cdot V_{in,2,q}(t)$$

$$V_{out,q}(t) = V_{in,1,i}(t) \cdot V_{in,2,q}(t) + V_{in,1,q}(t) \cdot V_{in,2,i}(t)$$

### 3. TYPE = 2 for low side multiplier

$$\text{if } f_{in,1} > f_{in,2}$$

$$f_{out} = f_{in,1} - f_{in,2}$$

$$V_{out,i}(t) = V_{in,1,i}(t) \cdot V_{in,2,i}(t) + V_{in,1,q}(t) \cdot V_{in,2,q}(t)$$

$$V_{out,q}(t) = -V_{in,1,i}(t) \cdot V_{in,2,q}(t) + V_{in,1,q}(t) \cdot V_{in,2,i}(t)$$

$$\text{if } f_{in,1} = f_{in,2}$$

$$f_{out} = 0$$

$$V_{out,i}(t) = V_{in,1,i}(t) \cdot V_{in,2,i}(t) - V_{in,1,q}(t) \cdot V_{in,2,q}(t)$$

$$V_{out,q}(t) = 0$$

$$\text{if } f_{in,1} < f_{in,2}$$

$$f_{out} = f_{in,2} - f_{in,1}$$

$$V_{out,i}(t) = V_{in,1,i}(t) \cdot V_{in,2,i}(t) + V_{in,1,q}(t) \cdot V_{in,2,q}(t)$$

$$V_{out,q}(t) = V_{in,1,i}(t) \cdot V_{in,2,q}(t) - V_{in,1,q}(t) \cdot V_{in,2,i}(t)$$


### Netlist Form

```
ACMULT:Name n1 n2 n3 nexsys_component=CMULT [TYPE=val]
[Rin1=Val] [Rin2=Val] [Rout=Val]
```

### Netlist Example

```
ACMULT:1 1 2 3 nexsys_component=CMULT TYPE=2
```

## PI/4DQPSK Demodulator (DQPSKDEM)



Property	Description	Units	Default	Range/Type
<b>RIN1</b>	Input1 impedance	Ohm	Inf	(0, Inf]/Real
<b>RIN2</b>	Input2 impedance	Ohm	Inf	(0, Inf]/Real
<b>ROUT</b>	Output impedance	Ohm	0	[0, Inf]/Real
<b>Ports</b>				
<b>Input1</b>	in-phase input (real)			
<b>Input2</b>	Quadrature input (real)			
<b>Output</b>	Demodulated output symbols (real)			

### Notes

1. This model performs PI/4DQPSK demodulation. The in-phase and quadrature inputs to this model ( $r_i(n)$  and  $r_q(n)$ ,  $n \geq 0$ ) are assumed to have been modulated by the model PI/4DQPSK.

Since the input to the modulator PI/4DQPSK is assumed to be the symbol values  $A(n) = 0, 1, 2, 3$ ,  $n \geq 0$ , the recovered symbol values at the output of the demodulator  $B(n)$  are also  $0, 1, 2, 3$ , for  $n \geq 0$ .

Let the received complex (in-phase + quadrature) symbols be  $r(n) = r_i(n) + j r_q(n)$ ,  $n \geq 0$ . The demodulation process is performed as follows for  $n \geq 0$ :

$$B(n) = 0, \text{Re}\{r(n)r^*(n-1)\} > 0, \text{Im}\{r(n)r^*(n-1)\} > 0$$

$$B(n) = 1, \text{Re}\{r(n)r^*(n-1)\} < 0, \text{Im}\{r(n)r^*(n-1)\} > 0$$

$$B(n) = 2, \text{Re}\{r(n)r^*(n-1)\} > 0, \text{Im}\{r(n)r^*(n-1)\} < 0$$

$$B(n) = 3, \text{Re}\{r(n)r^*(n-1)\} < 0, \text{Im}\{r(n)r^*(n-1)\} < 0$$

where  $r^*(n-1)$  is the complex conjugate of  $r(n-1)$ , and  $\text{Re}\{\cdot\}$  and  $\text{Im}\{\cdot\}$  denote the real and imaginary operators respectively. The following initial condition is always assumed:

$$r(-1) = \cos(\text{PI}/4) + j \sin(\text{PI}/4)$$

**Netlist Form**

```
ADQPSKDEM:Name n1 n2 n3 nexsys_component=DQPSKDEM [Rin1=Val]
[Rin2=Val] [Rout=Val]
```

**Netlist Example**

```
ADQPSKDEM:1 1 2 3 nexsys_component=DQPSKDEM
```

## Edge Demodulator (EDGEDEM)



Property	Description	Units	Default	Range/Type
<b>DECISION</b>	Hard{0}/soft{1} output selection	None	0	[0, 1]/Integer
<b>RIN1</b>	Input impedance	Ohm	Inf	(0, Inf]/Real
<b>RIN2</b>	Input impedance	Ohm	Inf	(0, Inf]/Real
<b>ROUT</b>	Output impedance	Ohm	0	[0, Inf)/Real
<b>Ports</b>				
<b>Input1</b>	The FM modulated I-input signal (complex)			
<b>Input2</b>	The FM modulated Q-input signal (complex)			
<b>Output</b>	The output of FM demodulator (complex)			

### Notes

1. This element converts received I/Q signal stream into bit stream based on the EDGE 8PSK modulation. Each three output bits correspond to a pair of in-phase and quadrature input signals. Depending upon  $DECISION=0$  or  $DECISION=1$ , the output can be either hard (e.g., 0,1,1,0,0,1,...) or soft (e.g., -0.21, 1.13, 0.82, -1.33, -0.78, 1.41, ...). Performance can be maximized when the soft output in conjunction with channel coding are employed.
2. Let  $\langle \Theta_n \rangle$  be the estimated signal phase with removal of the additional phase shift  $\Theta_{n,offset}$ , corresponding to the time index  $n$ . The hard-output decision rule (i.e., the mapping of  $\langle \Theta_n \rangle$  onto output bits) follows:

$$-\frac{\pi}{8} < \hat{\theta}_n \leq \frac{\pi}{8} \rightarrow 111 \quad \frac{\pi}{8} < \hat{\theta}_n \leq \frac{3\pi}{8} \rightarrow 011$$



$$\frac{3\pi}{8} < \hat{\theta}_n \leq \frac{5\pi}{8} \rightarrow 010 \quad \frac{5\pi}{8} < \hat{\theta}_n \leq \frac{7\pi}{8} \rightarrow 000$$

$$\frac{7\pi}{8} < \hat{\theta}_n \leq \frac{9\pi}{8} \rightarrow 001 \quad \frac{9\pi}{8} < \hat{\theta}_n \leq \frac{11\pi}{8} \rightarrow 101$$

$$\frac{11\pi}{8} < \hat{\theta}_n \leq \frac{13\pi}{8} \rightarrow 100 \quad \frac{13\pi}{8} < \hat{\theta}_n \leq \frac{15\pi}{8} \rightarrow 110$$

In contrast with the hard-output demodulation, the soft-output demodulation uses a bit-by-bit decision rule called maximum a posteriori (MAP). For any given time index, let  $X = x_I + j \cdot x_Q$ ,  $|X| = 1$ , be a signal taken on the normal 8PSK signal set  $S$ , represent the binary bit triplet mapping onto a 8PSK signal, and  $Y = y_I + j \cdot y_Q$ , be received baseband signal with removal of the additional phase shift. The soft-output value  $\langle b_k \rangle$  (corresponding to  $b_k$ ),  $k = 1, 2, 3, \dots$ , is given by

$$\tilde{b}_k = \ln \left[ \sum_{X \in S, b_k = 1} \Pr(X|Y) \right] - \ln \left[ \sum_{X \in S, b_k = 0} \Pr(X|Y) \right], \quad k = 1, 2, 3$$

If the channel noise is AWGN, it can be proved that probability  $\Pr(X|Y)$  in above equation can be expressed as

$$\Pr(X|Y) = C \cdot \exp \left[ (x_I \cdot y_I + x_Q \cdot y_Q) \cdot \alpha / \sigma^2 \right]$$

where  $C$  is a constant,  $\alpha$  is received signal amplitude and  $\sigma^2$  denotes the noise power. For simplification, factor  $\alpha / \sigma^2$  is not taken into account inside this demodulator, and  $\langle b_k \rangle$  is actually computed by using equation

$$\tilde{b}_k = \ln \left[ \sum_{x \in S, b_k = -1} \exp(x_I \cdot y_I + x_Q \cdot y_Q) \right] - \ln \left[ \sum_{x \in S, b_k = 0} \exp(x_I \cdot y_I + x_Q \cdot y_Q) \right], \quad k=1,2,3$$

which implies that, in the case that the channel is fading, the input signal should be weighted by instantaneous amplitude  $\alpha$  to achieve better performance. Note that this modification in calculating the soft-output values do not degrade BER performance when a Viterbi decoder following the demodulator is used at the receiver.

Additional details about the EDGE 8PSK modulation can be found in [1]. For soft-output processing, refer to [2]-[4].

### Netlist Form

```
AEDGEDEM:Name n1 n2 n3 nexsys_component=EDGEDEM DECISION=val  
[Rin1=val], [Rin2=val], [Rout=val]
```

### Netlist Example

```
AEDGEDEM:1 1 2 3 nexsys_component=EDGEDEM DECISION=0
```

### References

1. GSM 05.04 (i.e., ETSI EN 300 959): "Digital cellular telecommunications system (Phase 2+); Modulation"
2. R. Herzog, A. Schmidbauer and J. Hagenauer, "Iterative decoding and spreading improves CDMA-system using M-ary orthogonal modulation and FEC."
3. L. R. Bahl, J. Cocke, F. Jelinek and J. Ravivo, "Optimal decoding of linear codes for minimizing symbol error rate," IEEE Trans. Inform. Theory, vol. IT-20, pp. 284-287, Mar. 1974.
4. H. H. Zeng, Y. Li and J. H. Winters, "Improved spatial-temporal equalization for EDGE: a fast selective-direction MMSE timing recovery algorithm and two-stage soft-output equalizer," IEEE Trans. Commun., vol. 49, pp. 2124-2134, Dec. 2001.

## Envelope Detector (ENVELOPE)



Property	Description	Units	Default	Range/Type
<b>SEN</b>	Demodulation sensitivity, in voltage units per volt	None	1V	[-1e6, 1e6]/Real
<b>PHAS</b>	Carrier phase offset	Deg	0	[-180, 180]/Real
<b>TYPE</b>	Detection type option (optional): 1: Full rectified envelope 2: In-phase rectified envelope 3: Quadrature-phase rectified envelope	None	1	[1, 3]/Integer
<b>RIN</b>	Input impedance	Ohm	Inf	(0, Inf]/Real
<b>ROUT</b>	Output impedance	Ohm	0	[0, Inf]/Real
<b>Ports</b>				
<b>Input</b>	The input AM modulated signal (complex)			
<b>Output</b>	The output of envelope detector (complex)			

### Notes

1. This model performs envelope detection. The input to this model is assumed to be an AM modulated bandpass signal with in-phase and quad-phase envelopes  $v_{in,i}(t)$  and  $v_{in,q}(t)$ . The output is a baseband signal.

There are three different envelope detectors. The output quad-phase is always 0, and the in-phase signal is given as follows, respectively

$$\text{TYPE} = 1 \text{ for full rectified envelope } v_{out,i}(t) = \text{SEN} \cdot \text{SQRT}(I(t)^2 + Q(t)^2)$$

$$\text{TYPE} = 2 \text{ for in-phase rectified envelope } v_{out,i}(t) = \text{SEN} \cdot \text{SQRT}(I(t)^2)$$

$$\text{TYPE} = 3 \text{ for quadrature-phase rectified envelope } v_{out,i}(t) = \text{SEN} \cdot \text{SQRT}(Q(t)^2), \text{ where}$$

$$I(t) = v_{in,i}(t) \cdot \cos(\Theta) + v_{in,q}(t) \cdot \sin(\Theta)$$

$$Q(t) = -v_{in,i}(t) \cdot \sin(\Theta) + v_{in,q}(t) \cdot \cos(\Theta)$$

$$\Theta = \text{PHAS} \cdot \pi / 180$$


### Netlist Form

```
AENVELOPE:Name n1 n2 nexsys_component=ENVELOPE SEN=val  
[PHAS=val] [TYPE=val] [Rin=val] [Rout=Val]
```

### Netlist Example

```
AENVELOPE:1 1 2 nexsys_component=ENVELOPE SEN=1.2 PHAS=0DEG  
TYPE=1
```

## Frequency Demodulator (FMDEM)



Property	Description	Units	Default	Range/Type
<b>SEN</b>	Frequency demodulation sensitivity, in voltage units per Hz	None	0	[-1e6, 1e6]/Real
<b>PHAS</b>	Carrier phase offset	Deg	0	[-180, 180]/Real
<b>RIN</b>	Input impedance	Ohm	Inf	(0, Inf]/Real
<b>ROUT</b>	Output impedance	Ohm	0	[0, Inf]/Real
<b>Ports</b>				
<b>Input</b>	The input FM modulated signal (complex)			
<b>Output</b>	The output of FM demodulator (complex)			

### Notes

1. This model performs FM demodulation. The input to this model is assumed to be an FM modulated bandpass signal with in-phase and quad-phase envelopes  $v_{in,i}(t)$  and  $v_{in,q}(t)$ . The output is a baseband signal. The output quad-phase is 0, and the in-phase signal is given as follows

$$v_{out,i}(t) = SEN \cdot (I(t) \cdot d[Q(t)]/dt - Q(t) \cdot d[I(t)]/dt) / (2\pi \cdot (I(t)^2 + Q(t)^2))$$

where

$$I(t) = v_{in,i}(t) \cdot \cos(\Theta) + v_{in,q}(t) \cdot \sin(\Theta)$$

$$Q(t) = -v_{in,i}(t) \cdot \sin(\Theta) + v_{in,q}(t) \cdot \cos(\Theta)$$

$$\Theta = PHAS \cdot \pi / 180$$


### Netlist Form

```
AFMDEM:Name n1 n2 nexsys_component=FMDEM SEN=val [PHAS=val]
[Rin=Val] [Rout=Val]
```

### Netlist Example

```
AFMDEM:1 1 2 nexsys_component=FMDEM SEN=1.2 PHAS=90DEG
```

## I-Q Demodulator (IQDEM)



Property	Description	Units	Default	Range/Type
<b>S</b>	Sensitivity	None	1	[-1e6, 1e6]/Real
<b>P</b>	Phase reference	Deg	0	[-180, 180]/Real
<b>PHIQ</b>	I-Q phase imbalance	Deg	0	[180, 180]/Real
<b>RIN</b>	Input impedance	Ohm	Inf	(0, Inf]/Real
<b>ROUT1</b>	Output1 impedance	Ohm	0	[0, Inf)/Real
<b>ROUT2</b>	Output2 impedance	Ohm	0	[0, Inf)/Real
<b>Ports</b>				
<b>Input</b>	Input signal (complex)			
<b>Output1</b>	in-phase output signal (real)			
<b>Output2</b>	Quadrature output signal (real)			

### Notes

1. For a given input signal

$$V_{in}(t) = A(t) \cos(2\pi f_c t + \theta(t))$$

the baseband in-phase output signal is computed as:

$$V_{out}(t) = S \{ A(t) \cos(\theta(t)) \cos(P) - A(t) \sin(\theta(t)) \sin(P + PHIQ) \}$$

and the baseband quadrature output signal is computed as:

$$V_{Qout}(t) = S\{A(t)\cos(\theta(t))\sin(P) + A(t)\sin(\theta(t))\cos(P + PHI_Q)\}$$

The output signal is always assumed to be baseband (i.e.,  $f_c=0$ ) regardless of the input carrier frequency.

**Netlist Form**

```
AIQDEM:Name n1 n2 n3 nexsys_component=IQDEM S=val P=val  
PHIQ=val [Rin=val] [Rout=val]
```

**Netlist Example**

```
AIQDEM:1 1 2 3 nexsys_component=IQDEM S=1 P=0DEG PHIQ=0DEG
```

## Logarithmic Detector (LOGDET)



Property	Description	Units	Default	Range/Type
<b>SEN</b>	Log sensitivity, in voltage units per dB	None	0	[0, Inf]/Real
<b>PL</b>	Low input power	Watt	0W	[1e-23, 1e7]/Real
<b>E</b>	Peak log error, in dB	dB	0	[0, 200]/Real
<b>EC</b>	Log error cycle, in dB	dB	1	[0, 200]/Real
<b>RIN</b>	Input impedance	Ohm	Inf	(0, Inf]/Real
<b>ROUT</b>	Output impedance	Ohm	0	[0, Inf]/Real
<b>Ports</b>				
<b>Input</b>	The input signal (complex)			
<b>Output</b>	The output signal (complex)			

### Notes

1. This model performs logarithmic detection. The input to this model is assumed to be a bandpass signal with in-phase and quad-phase envelopes  $v_{in,i}(t)$  and  $v_{in,q}(t)$ . The output is a baseband signal. The output quad-phase is 0, and the in-phase signal is given as follows

$$v_{out,i}(t) = M2(t) \text{ where}$$

$$A1(t) = \text{SQRT}(v_{in,i}(t)^2 + v_{in,q}(t)^2)$$

$$M2(t) = 20 \cdot \text{SEN} \cdot \text{LOG}_{10}(A1(t)/VL) + \text{SEN} \cdot E \cdot \sin(\Theta) \text{ for } A1(t) > VL$$

$$M2(t) = 0 \text{ for } A1(t) \leq VL$$

$$VL = \text{SQRT}(2 \cdot 50 \cdot PL)$$

$$\Theta = 2 \cdot \pi \cdot (PA - 10 \cdot \text{LOG}_{10}(PL))/EC$$

$$PA = 10 \cdot \text{LOG}_{10}(A1(t)^2/(2 \cdot 50))$$

### Netlist Form


```
ALOGDET:Name n1 n2 nexsys_component=LOGDET SEN=val PL=val
E=val EC=val [Rin=val] [Rout=val]
```

### Netlist Example



```
ALOGDET:1 1 2 nexsys_component=LOGDET SEN=1.2 PL=10W  
E=0.75dB EC=10dB
```

## Phase Demodulator (PMDEM)



Property	Description	Units	Default	Range/Type
<b>SEN</b>	Phase demodulation sensitivity, in voltage units per degree	None	1	[-1e6, 1e6]/Real
<b>PHAS</b>	Carrier phase offset	Deg	0	[-180, 180]/Real
<b>RIN</b>	Input impedance	Ohm	Inf	(0, Inf]/Real
<b>ROUT</b>	Output impedance	Ohm	0	[0, Inf)/Real
<b>Ports</b>				
<b>Input</b>	The input PM modulated signal (complex)			
<b>Output</b>	The output of PM demodulator (complex)			

### Notes

1. This model performs PM demodulation. The input to this model is assumed to be a PM modulated bandpass signal with in-phase and quad-phase envelopes  $v_{in,i}(t)$  and  $v_{in,q}(t)$ . The output is a baseband signal. The demodulated quad-phase is 0, and the in-phase signal is given as follows:

$$v_{out,i}(t) = SEN \cdot \text{ATAN2}[Q(t), I(t)] \cdot 180 / \pi, \text{ where}$$

$$I(t) = v_{in,i}(t) \cdot \cos(\Theta) + v_{in,q}(t) \cdot \sin(\Theta)$$

$$Q(t) = -v_{in,i}(t) \cdot \sin(\Theta) + v_{in,q}(t) \cdot \cos(\Theta)$$

$$\Theta = \text{PHAS} \cdot \pi / 180$$


### Netlist Form

```
APMDEM:Name n1 n2 nexsys_component=PMDEM SEN=val [PHAS=val]
[Rin=Val] [Rout=Val]
```

### Netlist Example

```
APMDEM:1 1 2 nexsys_component=PMDEM SEN=1.2 PHAS=0DEG
```

## Phase Shift Keying Demodulator (PSKDEM)



Property	Description	Units	Default	Range/Type
<b>M</b>	The order of the signal space. M = 2: BPSK, M = 4: QPSK, etc.	None	2	[2, 128]/Integer
<b>RIN1</b>	Input1 impedance	Ohm	Inf	(0, Inf]/Real
<b>RIN2</b>	Input2 impedance	Ohm	Inf	(0, Inf]/Real
<b>ROUT</b>	Output impedance	Ohm	0	[0, Inf]/Real
<b>Ports</b>				
<b>Input1</b>	Real part of the complex input signal (real)			
<b>Input2</b>	Imaginary part of the complex input signal (real)			
<b>Output</b>	Output signal of symbols in the Range/Type 0,....., M -1 (real)			

### Notes

1. This model maps each pair of samples (one from each input signal) into one symbol  $k$ , where  $k$  is in the Range/Type 0,....., M - 1. This model is normally used in conjunction with the model "[Phase Shift Keying Modulator \(PSKMOD\)](#)" on page 38-439. The symbol which corresponds to the minimum Euclidean distance on the received complex symbol is written to the output.


### Netlist Form

```
APSKDEM:Name n1 n2 n3 nexsys_component=PSKDEM M=val [Rin1=val]
[Rin2=val] [Rout=val]
```

### Netlist Example

```
APSKDEM:1 1 2 3 nexsys_component=PSKDEM M=4
```

## QAM Demodulator (QAMDEM)



Property	Description	Units	Default	Range/Type
<b>M</b>	Order of constellation space	None	4	(0, Inf]/Integer
<b>RIN1</b>	Input1 impedance	Ohm	Inf	(0, Inf]/Real
<b>RIN2</b>	Input2 impedance	Ohm	Inf	(0, Inf]/Real
<b>ROUT</b>	Output impedance	Ohm	0	[0, Inf]/Real
<b>Ports</b>				
<b>Input1</b>	Input1 signal (real)			
<b>Input2</b>	Input2 signal (real)			
<b>Output</b>	Output signal (real)			

### Notes

1. This model outputs  $N$  bits for each incoming in-phase and quadrature input samples, where

$$N = \log_2(M), \text{ and}$$

$M$  is the order of the constellation space (i.e.,  $M=4$  for 4-QAM and  $M=16$  for 16-QAM ...)

For a given  $M$ , this model determines the constellation point (in the I — Q signal space) with the minimum metric distance to a given complex (in-phase and quadrature) input sample.

Once the constellation point is determined, its  $N$ -bit binary representation is then transmitted. If this model is immediately preceded by the QAMMOD model, then its output should be identical to the input of the QAMMOD model. The output bit rate is equal to  $N$  times the input (I and Q) symbol rate.

### Netlist Form

```
AQAMDEM:Name n1 n2 n3 nexsys_component=QAMDEM M=val [Rin1=Val] [Ri2  
n=Val] [Rout=val]
```

### Netlist Example

```
AQAMDEM:1 1 2 3 nexsys_component=QAMDEM M=4
```

## Digital Filters

This topic describes the following System components:

["Complex Integrator \(CINTG\)"](#) on the facing page

["Integrator with Clock \(CLKINTG\)"](#) on page 38-150

["Finite Impulse Response Filter \(FIR\)"](#) on page 38-152

["Gaussian Low Pass Filter \(GLPF\)"](#) on page 38-154

["Infinite Impulse Response Filter \(IIR\)"](#) on page 38-156

["Integrate and Dump \(INTDUMP\)"](#) on page 38-158

["Root Raised Cosine Filter \(RRCF\) "](#) on page 38-160

["Sinc Filter \(SINC\) "](#) on page 38-162


["Z-Domain Differentiator with Order M \(ZDIFF\)"](#) on page 38-163

["Z-Domain Differentiator with Order M, K Stages \(ZDIFFK\)"](#) on page 38-164

["Z-Domain Integrator \(ZINTEG\) "](#) on page 38-165

["Z-Domain Integrator, K Stages \(ZINTEGK\) "](#) on page 38-166

## Complex Integrator (CINTG)



Property	Description	Units	Default	Range/Type
RIN	Input impedance	Ohm	Inf	(0, Inf]/Real
ROUT	Output impedance	Ohm	0	[0, Inf)/Real
<b>Ports</b>				
<b>Input</b>	Input signal (complex)			
<b>Output</b>	Output signal (complex)			

### Notes

- For a given input signal,  $V_{in}(t) = X(t) \cos(2\pi f_c t + \Theta_x(t))$   
the output signal is given by  $V_{out}(t) = Y(t) \cos(2\pi f_c t + \Theta_y(t))$ , where

The above continuous time integration is actually computed in discrete fashion based on the timestep of the complex input envelope,  $X(t) \cdot \exp[j\Theta_x(t)]$

$$Y(t)e^{j\Theta_y(t)} = \int_0^t X(\tau)e^{j\Theta_x(\tau)} d\tau$$

### Netlist Form

```
ACINTG:Name n1 n1 nexsys_component=CINTG
NUM_OF_SAMPLES=val [Rin=val] [Rout=val]
```

### Netlist Example

```
ACINTG:1 1 2 nexsys_component=CINTG NUM_OF_SAMPLES=100
```

## Integrator with Clock (CLKINTG)



Property	Description	Units	Default	Range/Type
RIN1	Input1 impedance	Ohm	Inf	(0, Inf]/Real
RIN2	Input2 impedance	Ohm	Inf	(0, Inf]/Real
ROUT	Output impedance	Ohm	0	[0, Inf)/Real
<b>Ports</b>				
<b>Input</b>	Input signal (real)			
<b>Output</b>	Output signal (real)			


### Notes

1. This element performs an integration on the input signal during the time interval determined by the clock signal. Let  $T_0, T_1, T_2, \dots$  be the time instances with the positive edges of the input clock,  $V_2(t)$ , occur (a positive edge occurs at the instant when the clock voltage,  $V_2(t)$ , crosses a threshold of 0.5V). The output signal  $V_3(t)$  is then determined by the following equations in terms of input signal  $V_1(t)$ .

The integration is performed using the trapezoidal rule. The input signal, clock signal, and output signal voltages of the CLKINTG element are shown in the figure.

$$V_3(t) = \int_{T_k}^t V_1(t) dt \quad T_k < t \leq T_{k+1}$$





**Netlist Form**

```
ACLKINTG:Name n1 n2 n3 nexsys_component=CLKINTG [Rin1=val]
[Rin2=val] [Rout=val]
```

**Netlist Example**

```
ACLKINTG:1 1 2 3 nexsys_component=CLKINTG
```

## Finite Impulse Response Filter (FIR)



Property	Description	Units	Default	Range/Type
<b>FILE</b>	External filename	None	<Project>	String
<b>TRAN</b>	0 = Discard transient samples, 1 = Retain samples	None	0	[0, 1]/Integer
<b>RIN1</b>	Input 1 impedance	Ohm	Inf	(0, Inf]/Real
<b>RIN2</b>	Input 2 impedance	Ohm	Inf	(0, Inf]/Real
<b>ROUT</b>	Output impedance	Ohm	0	[0, Inf)/Real
<b>Ports</b>				
<b>Input1</b>	Input1 signal (real)			
<b>Input2</b>	Input2 clock signal (real, optional)			
<b>Output</b>	The output signal (real)			

### Notes

1. This model implements FIR filter. The transfer function is of the form

$$H(Z) = \sum_{k=0}^M b_k Z^{-k}$$

2. The filter tap coefficients are provided in the data block in two-column XY DSP format. Each (X,Y) entry indicates the tap index and the corresponding tap coefficient ( $k, b_k$ ).
3. The second input is optional. If it is connected, this model operates as an edge triggered device, with the trigger level 0.5V.

### Netlist Form

```
AFIR:NAME n1 n2 n3 nexsys_component=FIR FILE="filename.dsp"  
[Rin1=val] [Rin2=val]  
+ [Rout=val] [TRAN=val]
```

### **Netlist Example**

```
AFIR:1 1 2 3 nexsys_component=FIR FILE="firdata.dsp"
```

## Gaussian Low Pass Filter (GLPF)



Property	Description	Units	Default	Range/Type
<b>FB</b>	Effective Bandwidth Frequency	Hz	50000	(0, Inf)/Real
<b>FILT_LENGTH</b>	Number of filter coefficients	None	16	[8, Inf]/Integer
<b>TRAN</b>	0 = Discard transient samples, 1 = Retain samples	None	0	[0, 1]/Integer
<b>RIN</b>	Input impedance	Ohm	Inf	(0, Inf]/Real
<b>ROUT</b>	Output impedance	Ohm	0	[0, Inf]/Real
<b>Ports</b>				
<b>Input</b>	Input signal (real)			
<b>Output</b>	Filtered output signal (real)			

### Notes

1. This is a lowpass filter model which has the following transfer function  

$$H(f) = \sqrt{2} \exp[-\ln(2) * (f^{2/FB})]$$
 for  $-\text{Inf} < f < \text{Inf}$   
 where FB is the effective 3dB bandwidth of the filter.
2. The impulse response of the filter is obtained by implementing the above function in the FFT domain (taking the input sampling frequency (FS) into consideration), then using an inverse FFT of length FFTL which must be a power of 2. This FFTL is given by:  
  

$$\text{FFTL} = \text{Minimum power of 2 larger than } 2 \times \text{FILT\_LENGTH}.$$
3. Note that the above frequency response must be truncated in the frequency domain since it has an infinite duration. This means that there is always aliasing regardless of the FFT length chosen. Upon finding the impulse response, the filter is made causal by delaying the impulse response.

For a more accurate impulse response, the user must ensure

$FILT\_LENGTH \geq 5.0(FS/FB)$

4. The program does not issue a warning message if this condition is not met.

### Netlist Form

```
AGLPF:Name n1 n2 nexsys_component=GLPF  
FB=val FILT_LENGTH=val [Rin=val] [Rout=val]  
[TRAN=val]
```

### Example

```
AGLPF:1 1 2 nexsys_component=GLPF FB=100KHZ FILT_LENGTH=32
```

## Infinite Impulse Response Filter (IIR)



Property	Description	Units	Default	Range/Type
FILE	File name	None	<Project>	String
RIN1	Input 1 impedance	Ohm	Inf	(0, Inf]/Real
RIN2	Input 2 impedance	Ohm	Inf	(0, Inf]/Real
ROUT	Output impedance	Ohm	0	[0, Inf]/Real
<b>Ports</b>				
Input1	Input 1 signal (real)			
Input2	Input 2 clock signal (real, optional)			
Output	Output signal (real)			

### Notes

1. This model implements IIR filter. I can be either clocked or non-clocked. If non-clocked, the second input port should be left open. The transfer function is of the form

$$H(Z) = \frac{\sum_{k=0}^M b_k Z^{-k}}{\sum_{k=0}^N a_k Z^{-k}} \quad (1)$$

2. The filter tap coefficients are provided in the data block in two-column XY DSP format. Each (X,Y) entry indicates the coefficients ( $a_k$ ,  $b_k$ ).


### Netlist Form

```
AIIR:NAME n1 n2 n3 nexsys_component=IIR FILE="filename.dsp"
[RIN1=val] [RIN2=val]
+ [ROUT=val]
```

### Netlist Example

```
AIIR:1 1 2 3 nexsys_component=IIR FILE="iirdata.dsp"
```

## Integrate and Dump (INTDUMP)



Property	Description	Units	Default	Range/Type
<b>Num_of_Samples</b>	Number of samples to integrate over each invocation	None	1	[1, Inf)/Integer
<b>RIN</b>	Input impedance	Ohm	Inf	(0, Inf]/Real
<b>ROUT</b>	Output impedance	Ohm	0	[0, Inf)/Real
<b>Ports</b>				
<b>Input</b>	The input signal (real)			
<b>Output</b>	The output signal (real)			

### Notes

1. This model implements an integrate and dump filter. Each output sample  $y(n)$  is computed as:

$$y(n) = \frac{1}{\text{NumOfSamples}} \sum_{m=0}^{\text{NumOfSamples} - 1} x(\text{NumOfSamples}(n + 1) - m)$$

where  $x(n)$  is the input sequence

### Netlist Form

```

AINTDUMP:name n1 n2 nexsys_component=AINTDUMP
NUM_OF_SAMPLES=val [Rin=val] [Rout=val]
    
```

### Example



```
AINTDUMP 1 2 nexsys_component=AINTDUMP NUM_OF_SAMPLES=100
```

## Root Raised Cosine Filter (RRCF)



Property	Description	Units	Default	Range/Type
<b>FC</b>	3 dB Cutoff_Frequency	Hz	50	(0, Inf)/Real
<b>BETA</b>	Rolloff factor	None	0.5	[0, 1]/Real
<b>FILT_LENGTH</b>	Number of filter coefficients	None	16	[9, Inf]/Integer
<b>TRAN</b>	0 = Discard transient samples, 1 = Retain samples	None	0	[0, 1]/Integer
<b>RIN</b>	Input impedance	Ohm	Inf	(0, Inf]/Real
<b>ROUT</b>	Output impedance	Ohm	0	[0, Inf]/Real
<b>Ports</b>				
<b>Input</b>	Input signal (real)			
<b>Output</b>	Output signal (real)			

### Notes

1. This is a lowpass filter model which has the following transfer function:

$$H(f) = 1, \text{ for } 0 \leq |f| \leq (1 - \text{BETA}) * \text{FC}$$

$$H(f) = \sqrt{0.5 * (1 - \sin(\pi * (|f| - \text{FC}) / (2 * \text{FC} * \text{BETA})))}$$

$$\text{for } (1 - \text{BETA}) * \text{FC} \leq |f| \leq (1 + \text{BETA}) * \text{FC}$$

$$H(f) = 0, \text{ for } |f| \geq (1 + \text{BETA}) * \text{FC}$$

where **FC** is the 3 dB cutoff frequency and **BETA** is the rolloff factor.

2. The impulse response of the filter is obtained by implementing the above function in the FFT domain (taking the input sampling frequency (FS) into consideration) , then using an inverse FFT of length FFTL. This length is given by

$$\text{FFTL} = \text{Minimum power of 2 larger than } 2 * \text{FILT\_LENGTH}.$$

Upon finding the impulse response, the filter is made causal by delaying the impulse

response. For a more accurate impulse response, the user must ensure  
 $FILT\_LENGTH \geq 5.0(FS/(1+BETA)FC)$   
and avoid aliasing, the user must ensure that  
 $FS \geq 2 \times (1 + BETA) FC$

3. The model does not issue warning messages if these conditions are not met.

### Netlist Form

```
ARRCF:Name 1 2 nexsys_component=RRCF FC=va/ BETA=va/ FILT_LENGTH=va/ [Rin=va/]  
[Rout=va/] [TRAN=va/]
```

### Netlist Example

```
ARRCF:1 1 2 nexsys_component=RRCF FC=100KHZ BETA=.75 FILT_LENGTH=32
```

### References

1. J. G. Proakis, *Digital Communications*, McGraw-Hill, 1989.

## Sinc Filter (SINC)



Property	Description	Units	Default	Range/Type
<b>M</b>	Filter order	None	35	[1, Inf)/Integer
<b>K</b>	Number of stages	None	1	[1, Inf)/Integer
<b>RIN1</b>	Input 1 impedance	Ohm	Inf	(0, Inf]/Real
<b>RIN2</b>	Input 2 impedance	Ohm	Inf	(0, Inf]/Real
<b>ROUT</b>	Output impedance	Ohm	0	[0, Inf)/Real
<b>Ports</b>				
<b>Input1</b>	Input 1 signal (real)			
<b>Input2</b>	Input 2 clock signal (real, optional)			
<b>Output</b>	Output signal (real)			

### Notes

1. This model implements Sinc<sup>k</sup> Filter. It can be either clocked or non-clocked. If non-clocked, the second input port should be left open. The transfer function is of the form

$$H(Z) = \left[ \frac{1}{M} \left( \frac{1 - Z^{-M}}{1 - Z^{-1}} \right) \right]^K$$


### Netlist Form

```
ASINC:NAME n1 n2 n3 nexsys_component=SINC M=val [K=val] [RIN1=val]
[RIN2=val]
+ [ROUT=val]
```

### Netlist Example

```
ASINC:1 1 2 3 nexsys_component=SINC M=10 K=2
```

## Z-Domain Differentiator with Order M (ZDIFF)



Property	Description	Units	Default	Range/Type
<b>M</b>	Filter order	None	35	[1, Inf]/integer
<b>RIN1</b>	Input 1 impedance	Ohm	Inf	(0, Inf]/Real
<b>RIN2</b>	Input 2 impedance	Ohm	Inf	(0, Inf]/Real
<b>ROUT</b>	Output impedance	Ohm	0	[0, Inf]/Real
<b>Ports</b>				
<b>Input1</b>	Input 1 signal (real)			
<b>Input2</b>	Input 2 clock signal (real, optional)			
<b>Output</b>	Output signal (real)			

### Notes

1. This model implements Z-Domain Differentiator with order  $M$ . It can be either clocked or non-clocked. If non-clocked, the second input port should be left open. The transfer function is of the form

$$H(Z) = 1 - Z^{-M} \quad (1)$$


### Netlist Form

```
AZDIFF:NAME n1 n2 n3 nexsys_component=ZDIFF M=val [RIN1=val]
[RIN2=val] [ROUT=val]
```

### Netlist Example

```
AZDIFF:1 1 2 3 nexsys_component=ZDIFF M=10
```

## Z-Domain Differentiator with Order M, K Stages (ZDIFFK)



Property	Description	Units	Default	Range/Type
<b>M</b>	Filter order	None	35	[1, Inf]/Integer
<b>K</b>	Number of stages	None	1	[1, Inf]/Integer
<b>RIN1</b>	Input 1 impedance	Ohm	Inf	(0, Inf]/Real
<b>RIN2</b>	Input 2 impedance	Ohm	Inf	(0, Inf]/Real
<b>ROUT</b>	Output impedance	Ohm	0	[0, Inf]/Real
<b>Ports</b>				
<b>Input1</b>	Input 1 signal (real)			
<b>Input2</b>	Input 2 clock signal (real, optional)			
<b>Output</b>	Output signal (real)			

### Notes

1. This model implements Z-Domain Differentiator with order  $M$  and  $K$  stages. It can be either clocked or non-clocked. If non-clocked, the second input port should be left open. The transfer function is of the form

$$H(Z) = (1 - Z^{-M})^K$$

### Netlist Form


```
AZDIFFK:NAME n1 n2 n3 nexsys_component=ZDIFFK M=val [K=val]
[RIN1=val] [RIN2=val]
```

```
+ [ROUT=val]
```

### Netlist Example

```
AZDIFFK:1 1 2 3 nexsys_component=ZDIFFK M=10 K=2
```

## Z-Domain Integrator (ZINTEG)



Property	Description	Units	Default	Range/Type
<b>RIN1</b>	Input 1 impedance	Ohm	Inf	(0, Inf]/Real
<b>RIN2</b>	Input 2 impedance	Ohm	Inf	(0, Inf]/Real
<b>ROUT</b>	Output impedance	Ohm	0	[0, Inf]/Real
<b>Ports</b>				
<b>Input1</b>	Input 1 signal (real)			
<b>Input2</b>	Input 2 clock signal (real, optional)			
<b>Output</b>	Output signal (real)			

### Notes

1. This model implements Z-Domain Integrator. It can be either clocked or non-clocked. If non-clocked, the second input port should be left open. The transfer function is of the form

$$H(Z) = \frac{1}{1 - Z^{-1}}$$


### Netlist Form

```
AZINTEG:NAME n1 n2 n3 nexsys_component=ZINTEG [RIN1=val] [RIN2=val]
[ROUT=val]
```

### Netlist Example

```
AZINTEG:1 1 2 3 nexsys_component=ZINTEG
```

## Z-Domain Integrator, K Stages (ZINTEGK)



Property	Description	Units	Default	Range/Type
<b>K</b>	Number of stages	None	1	[1, Inf]/Integer
<b>RIN1</b>	Input 1 impedance	Ohm	Inf	(0, Inf]/Real
<b>RIN2</b>	Input 2 impedance	Ohm	Inf	(0, Inf]/Real
<b>ROUT</b>	Output impedance	Ohm	0	[0, Inf]/Real
<b>Ports</b>				
<b>Input1</b>	Input 1 signal (real)			
<b>Input2</b>	Input 2 clock signal (real, optional)			
<b>Output</b>	Output signal (real)			

### Notes

1. This model implements Z-Domain Integrator with  $K$  stages. It can be either clocked or non-clocked. If non-clocked, the second input port should be left open. The transfer function is of the form

$$H(Z) = \left( \frac{1}{1-Z^{-1}} \right)^K$$

### Netlist Form

```
AZINTEGK:NAME n1 n2 n3 nexsys_component=ZINTEGK [K=val]
[RIN1=val] [RIN2=val] [ROUT=val]
```

### Netlist Example

```
AZINTEGK:1 1 2 3 VK K=2
```



## Digital Logic

This topic describes the following System components:

["AND Gate \(AND\)"](#) on the next page

["D Flip-Flop--Edge Triggered \(DFF\)"](#) on page 38-169

["Divide by N Counter \(DIVN\)"](#) on page 38-172

["Inverter \(INV\)"](#) on page 38-174

["J-K Flip-Flop \(JKFF\)"](#) on page 38-175

["Latch \(LATCH\)"](#) on page 38-178

["Linear Feedback Shift Register \(LFSR\)"](#) on page 38-180

["NAND Gate \(NAND\)"](#) on page 38-182

["NOR Gate \(NOR\)"](#) on page 38-183


["OR Gate \(OR\)"](#) on page 38-184

["Two-Bit Demultiplexer \(TBDMUX\) "](#) on page 38-185

["Two-Bit Multiplexer \(TBMUX\) "](#) on page 38-187

["Exclusive OR Gate \(XOR\) "](#) on page 38-189

## AND Gate (AND)



Property	Description	Units	Default	Range/Type
RIN1	Input1 impedance	Ohm	Inf	(0, Inf]/Real
RIN2	Input2 impedance	Ohm	Inf	(0, Inf]/Real
ROUT	Output impedance	Ohm	0	[0, Inf)/Real
<b>Ports</b>				
<b>Input1</b>	Input1 signal (real)			
<b>Input2</b>	Input2 signal (real)			
<b>Output</b>	Output signal (real)			

### Notes

$$V_3(t) = \begin{cases} 1 & \text{when } V_1(t) \geq 0.5 \text{ and } V_2(t) \geq 0.5 \\ 0 & \text{otherwise} \end{cases}$$


### Netlist Form

```
AAND:Name n1 n2 n3 nexsys_component=DAND [Rin1=val] [Rin2=val]
[Rout=val]
```

### Netlist Example

```
AAND:1 1 2 3 nexsys_component=DAND
```

## D Flip-Flop--Edge Triggered (DFF)



Property	Description	Units	Default	Range/Type
RIN1	Input1 impedance	Ohm	Inf	(0, Inf]/Real
RIN2	Input2 impedance	Ohm	Inf	(0, Inf]/Real
RIN3	Input3 impedance	Ohm	Inf	(0, Inf]/Real
RIN4	Input4 impedance	Ohm	Inf	(0, Inf]/Real
ROUT1	Output1 impedance	Ohm	0	[0, Inf]/Real
ROUT2	Output2 impedance	Ohm	0	[0, Inf]/Real
<b>Ports</b>				
<b>Input1</b>	The reset/clear signal (real, inverted)			
<b>Input2</b>	The clock signal (real)			
<b>Input3</b>	The D input signal (real)			
<b>Input4</b>	The Preset signal (real, inverted)			
<b>Output1</b>	The non-inverted output signal (real)			
<b>Output2</b>	The inverted output signal (real)			


### Notes

Function Table					
Input				Output	
R (n1)	C (n2)	D (n3)	S (n4)	Q (n5)	NQ (n6)
H	x	x	L	H	L

L	x	x	H	L	H
L	x	x	L	H	H
H	UP	H	H	H	L
H	UP	L	H	L	H
H	Not UP	x	H	Q0	NQ0

S = input preset, active with low level  
 R = input clear, active with logic low level  
 C = input clock, active with low to high transition  
 D = input digital signal  
 x = don't care state  
 L = logic low level. Input: < 0.5; Output: 0.0  
 H = logic high level. Input: > 0.5; Output 1.0  
 UP = low-to-high transition  
 Not UP = not an UP edge  
 Q0 = previous state  
 NQ inverted Q state  
 NQ0 = previous inverted Q state

The input, output and clock signal voltages of the DFF element, with S (n4) and R (n1) both tied to a high logic level (1.0 V), are shown in the following figure.



### Netlist Form

```
ADFF:Name n1 n2 n3 n4 n5 n6 nexsys_component=DFF [Rin1=val]  
[Rin2=val] [Rin3=val] [Rin4=val] [Rout1=val] [Rou2t=val]
```

### Netlist Example

```
ADFF:1 1 2 3 4 5 6 nexsys_component=DFF
```

## Divide by N Counter (DIVN)



Property	Description	Units	Default	Range/Type
<b>N</b>	Divide by factor	None	1	(0, Inf]/Integer
<b>N0</b>	Initial counter value	None	1	(0, <b>N</b> - 1)/Integer
<b>RIN</b>	Input impedance	Ohm	Inf	(0, Inf]/Real
<b>ROUT</b>	Output impedance	Ohm	0	[0, Inf)/Real
<b>Ports</b>				
<b>Input</b>	Input signal (real)			
<b>Output</b>	Output signal (real)			

### Notes

1. This element is a model of a positive edge-triggered, modulo N down counter. The input to the element is a clock signal and the output is a signal that is high or low, depending on whether the current counter value is greater or less than floor (N/2). Note that the counter value itself is not available as an output.


Let  $M(k)$  denote the counter value after the  $k$ th positive clock edge. Then

$$M(0) = N0$$

$$M(k) = (M(k-1) - 1) \text{ modulo } N, k \geq 1$$

$$V_2(t) = \begin{cases} 0 & \text{if } M(k) \geq \text{floor} \left( \frac{N}{2} \right) \\ 1 & \text{if } M(k) < \text{floor} \left( \frac{N}{2} \right) \end{cases}$$

2. The initial counter value  $N_0$  is limited to the range  $[0, N-1]$  where  $N$  is the divide-by factor.
3. The input and output signal voltages of the DIVN element, with parameters  $N=7$  and  $N_0=1$ , are shown. Output is low until the first positive clock edge occurs at time 10 msec. Output jumps to high level at 10 msec, since initial counter  $N_0=1 (< \text{floor}(7/2))$ .
4. Note that the period of the input signal is  $10\mu\text{sec}$  and the period of the output period is  $70\mu\text{sec}$ , which yields the signal frequency divided by 7 after the element.




### Netlist Form

```
ADIVN:Name n1 n2 nexsys_component=DIVN [Rin1=Val] [Rout=Val]
```

### Netlist Example

```
ADIVN:1 1 2 nexsys_component=DIVN
```

## Inverter (INV)



Property	Description	Units	Default	Range/Type
<b>RIN</b>	Input impedance	Ohm	Inf	(0, Inf]/Real
<b>ROUT</b>	Output impedance	Ohm	0	[0, Inf)/Real
<b>Ports</b>				
<b>Input</b>	Input signal			
<b>Output</b>	Output signal			

### Notes

$$V_2(t) = \begin{cases} 0 & \text{when } V_1(t) \geq 0.5 \\ 1 & \text{when } V_1(t) < 0.5 \end{cases}$$

### Netlist Form


```
AINV:Name n1 n2 nexsys_component=INV [Rin1=val] [Rin2=val]
[Rout=val]
```

### Netlist Example

```
AINV:1 1 2 nexsys_component=INV
```



## J-K Flip-Flop (JKFF)



Property	Description	Units	Default	Range/Type
RIN1	Input1 impedance	Ohm	Inf	(0, Inf]/Real
RIN2	Input2 impedance	Ohm	Inf	(0, Inf]/Real
RIN3	Input3 impedance	Ohm	Inf	(0, Inf]/Real
RIN4	Input4 impedance	Ohm	Inf	(0, Inf]/Real
ROUT1	Output1 impedance	Ohm	0	[0, Inf)/Real
ROUT2	Output2 impedance	Ohm	0	[0, Inf)/Real
<b>Ports</b>				
<b>Input1</b>	The reset/clear signal (real)			
<b>Input2</b>	The K input signal (real)			
<b>Input3</b>	The Clock signal (real)			
<b>Input4</b>	The J input (real)			
<b>Input5</b>	The preset signal (real)			
<b>Output1</b>	Output1 signal (real)			
<b>Output2</b>	The inverted output signal (real)			

### Notes


#### Functional Table

Input					Output	
R (n1)	K (n2)	C (n3)	J (n4)	S (n5)	Q (n6)	NQ (n7)
L	x	x	x	L	H	H
H	x	x	x	L	H	L
L	x	x	x	H	L	H
H	L	UP	L	H	Q0	NQ0
H	L	UP	H	H	H	L
H	H	UP	L	H	L	H
H	H	UP	H	H	Toggle	

CLK = input clock, active with low to high transition  
 S = input preset, active with logic low level  
 R = input clear, active with logic low level  
 x = don't care state  
 L = logic low level; Inputs: <0.5; Outputs: 0.0  
 H = logic high level; Inputs: ≥0.5; Outputs : 1.0  
 UP = low-to-high transition  
 Q0 = previous Q state  
 NQ = inverted Q state

1. Initially, at time equal to 0 time units, the outputs Q and NQ are equal to L and H, respectively.
2. The input (C, K, J) and output (Q) signal voltages of the JKFF element, with S and R both

tied to a high logic level (1.0V), are shown.



### Netlist Form

```
AJKFF:Name n1 n2 n3 n4 n5 n6 n7 nexsys_component=JKFF
[Rin1=val] [Rin2=val] [Rin1=val] [Rin3=val] [Rin4=val] [Rin5=val]
[Rout1=val] [Rout2=val]
```

### Netlist Example

```
AJKFF:1 1 2 3 4 5 6 7 nexsys_component=JKFF
```

## Latch (LATCH)




Property	Description	Units	Default	Range/Type
<b>RIN1</b>	Input1 impedance	Ohm	Inf	(0, Inf]/Real
<b>RIN2</b>	Input2 impedance	Ohm	Inf	(0, Inf]/Real
<b>ROUT</b>	Output impedance	Ohm	0	[0, Inf)/Real
<b>Ports</b>				
<b>Input1</b>	Input1 signal (real)			
<b>Input2</b>	The clock signal (real)			
<b>Output</b>	Output signal (real)			

## Notes

Function Table		
Input (n1)	Clock (n2)	Output (n3)
L	H	L
H	H	H
x	L	Q0

x = don't care state  
 L = logic low level; Inputs: < 0.5; Outputs: 0.0  
 H = logic high level; Inputs: ≥ 0.5; Outputs : 1.0  
 Q0 = previous Q state

1. Initially, at time equal to 0 time units, the output Q is equal to L.
2. This element is clock level sensitive. If the user prefers a clock edge-triggered latch, the DFF element can be used with S=R=H.
3. The input, clock, and output signal voltages of the LATCH elements are shown.



### Netlist Form

```
ALATCH:Name n1 n2 n3 nexsys_component=LATCH [Rin1=val] [Rin2=val]
[Rout=val]
```

### Netlist Example

```
ALATCH:1 1 2 3 nexsys_component=LATCH
```


## Linear Feedback Shift Register (LFSR)



Property	Description	Units	Default	Range/Type
<b>SR_LENGTH</b>	Length of Shift Register	None	5	[0,32)/Integer
<b>TAP_CONNECTIONS</b>	Tap connections of the shift register	None	1	[0,Inf)/Integer
<b>INITIAL_CONTENT</b>	Initial contents of the shift register in decimal	None	1	[0,Inf)/Integer
<b>RIN</b>	Input impedance	Ohm	Inf	(0, Inf]/Real
<b>ROUT</b>	Output impedance	Ohm	0	[0, Inf)/Real
<b>Ports</b>				
<b>Input</b>	Input signal (real)			
<b>Output</b>	Output signal (real)			

### Notes

1. The linear feedback shift register element can be used to generate PN sequences with user-defined recurrence relations. The input to the LFSR is a clock signal; with each positive clock edge the next output bit is calculated according to user provided initial value and tap connection value.
2. The initial output on the LFSR is zero until the first rising clock edge.
3. The following figure shows the input and output signals. The LFSR used in the example has register length of 5, initial value 31, and tap\_connection of 24.



- The element uses decimal values to represent initial values and tap connections to the shift register. For a certain SR\_LENGTH value, only the least significant SR\_LENGTH bits of INITIAL\_CONTENT and TAP\_CONNECTIONS is used to perform the calculation. In the above example, a register with 5 stages, initially loaded with 5 bits of information 11111 ( $31 = 16 + 8 + 4 + 2 + 1$ ) and non-zero feedback coefficient  $C_5 = 1$  and  $C_4 = 1$  (since  $24 = 16 + 8$ ). Note that the MSB is first shifted out once a positive edge is detected.

### Netlist Form

```
ALFSR:Name n1 n2 nexsys_component=LFSR SR_LENGTH=val
TAP_CONNECTIONS=val INITIAL_CONTENT=val [Rin=val] [Rout=val]
```

### Netlist Example

```
ALFSR: 1 2 nexsys_component=LFSR SR_LENGTH=10
TAP_CONNECTIONS=340 INITIAL_CONTENT=457
```

## NAND Gate (NAND)



Property	Description	Units	Default	Range/Type
RIN1	Input1 impedance	Ohm	Inf	(0, Inf]/Real
RIN2	Input2 impedance	Ohm	Inf	(0, Inf]/Real
ROUT	Output impedance	Ohm	0	[0, Inf)/Real
<b>Ports</b>				
<b>Input1</b>	The first input signal (real)			
<b>Input2</b>	The second input signal (real)			
<b>Output</b>	Output signal (real)			

### Notes

$$V_3(t) = \begin{cases} 0 & \text{when } V_1(t) \geq 0.5 \text{ and } V_2(t) \geq 0.5 \\ 1 & \text{otherwise} \end{cases}$$

### Netlist Form


```
ANAND:Name n1 n2 n3 nexsys_component=NAND [Rin1=val] [Rin2=val ]
[Rout=val]
```

### Netlist Example

```
ANAND:1 1 2 3 nexsys_component=NAND
```



## NOR Gate (NOR)



Property	Description	Units	Default	Range/Type
<b>RIN1</b>	Input1 impedance	Ohm	Inf	(0, Inf]/Real
<b>RIN2</b>	Input2 impedance	Ohm	Inf	(0, Inf]/Real
<b>ROUT</b>	Output impedance	Ohm	0	[0, Inf)/Real
<b>Ports</b>				
<b>Input1</b>	Input1 signal (real)			
<b>Input2</b>	Input2 signal (real)			
<b>Output</b>	Output signal (real)			

### Notes

$$V_3(t) = \begin{cases} 1 & \text{when } V_1(t) < 0.5 \text{ and } V_2(t) < 0.5 \\ 0 & \text{otherwise} \end{cases}$$


### Netlist Form

```
ANOR:Name n1 n2 n3 nexsys_component=NOR [Rin1=val] [Rin2=val]
[Rout=val]
```

### Netlist Example

```
ANOR:1 1 2 3 nexsys_component=NOR
```

## OR Gate (OR)



Property	Description	Units	Default	Range/Type
RIN1	Input1 impedance	Ohm	Inf	(0, Inf]/Real
RIN2	Input2 impedance	Ohm	Inf	(0, Inf]/Real
ROUT	Output impedance	Ohm	0	[0, Inf)/Real
<b>Ports</b>				
Input1	Input1 signal (real)			
Input2	Input2 signal (real)			
Output	Output signal (real)			

### Notes

$$V_3(t) = \begin{cases} 0 & \text{when } V_1(t) < 0.5 \text{ and } V_2(t) < 0.5 \\ 1 & \text{otherwise} \end{cases}$$

### Netlist Form

```
AOR:Name n1 n2 n3 nexsys_component=DOR [Rin1=val] [Rin2=val]
[Rout=val]
```

### Netlist Example

```
AOR:1 1 2 3 nexsys_component=DOR
```

## Two-Bit Demultiplexer (TBDMUX)



Property	Description	Units	Default	Range/Type
<b>RIN1</b>	Input1 impedance	Ohm	Inf	(0, Inf]/Real
<b>RIN2</b>	Input2 impedance	Ohm	Inf	(0, Inf]/Real
<b>ROUT1</b>	Output1 impedance	Ohm	0	[0, Inf)/Real
<b>ROUT2</b>	Output2 impedance	Ohm	0	[0, Inf)/Real
<b>Ports</b>				
<b>Input1</b>	Input1 signal (real)			
<b>Input2</b>	Input2 clock signal (real)			
<b>Output1</b>	The output I signal (real)			
<b>Output2</b>	The output Q signal (real)			

### Notes

Functional Table			
D	C	I	Q
(n1)	(n2)	(n3)	(n4)
L	L	L	H
H	L	H	H
L	H	H	L
H	H	H	H

L = logic low level input: < 0.5; output: 0.0  
H = logic high level input: > 0.5; output: 1.0


### Netlist Form

```
ATBDMUX:Name n1 n2 n3 n4 nexsys_component=TBDMUX [Rin1=val]  
[Rin2=val ] [Rout1=val] [Rout2=val]
```

### Netlist Example

```
ATBDMUX:1 1 2 3 4 nexsys_component=TBDMUX
```

## Two-Bit Multiplexer (TBMUX)



Property	Description	Units	Default	Range/Type
RIN1	Input1 impedance	Ohm	Inf	(0, Inf]/Real
RIN2	Input2 impedance	Ohm	Inf	(0, Inf]/Real
RIN3	Input3 impedance	Ohm	Inf	(0, Inf]/Real
ROUT	Output impedance	Ohm	0	[0, Inf)/Real
<b>Ports</b>				
<b>Input1</b>	Input1 signal, Q (real)			
<b>Input2</b>	Input2 signal, I (real)			
<b>Input3</b>	Clock signal, C (real)			
<b>Output</b>	Output signal (real)			

### Notes

Functional table			
Q (n1)	I (n2)	C (n3)	D (n4)
L	L	L	L
L	L	H	L
L	H	L	L
L	H	H	H
H	L	L	H
H	L	H	L
H	H	L	H
H	H	H	H

L = logic low level input: < 0.5; output: 0.0

H = logic high level input: > 0.5; output: 1.0


### Netlist Form

```
ATBMUX:Name n1 n2 n3 n4 nexsys_component=TBMUX [Rin1=val]  
[Rin2=val][Rin3=val] [Rout=Val]
```

### Netlist Example

```
ATBMUX:1 1 2 3 4 nexsys_component=TBMUX
```

## Exclusive OR Gate (XOR)



Property	Description	Units	Default	Range/Type
<b>RIN1</b>	Input1 impedance	Ohm	Inf	(0, Inf]/Real
<b>RIN2</b>	Input2 impedance	Ohm	Inf	(0, Inf]/Real/Real
<b>ROUT</b>	Output impedance	Ohm	0	[0, Inf)/Real
<b>Ports</b>				
<b>Input1</b>	Input1 signal (real)			
<b>Input2</b>	Input2 signal (real)			
<b>Output</b>	Output signal (real)			

### Notes

$$V_3(t) = \begin{cases} 1 & \text{when } V_1(t) \geq 0.5 \text{ and } V_2(t) < 0.5 \text{ or when } V_1(t) < 0.5 \text{ and } V_2(t) \geq 0.5 \\ 0 & \text{otherwise} \end{cases}$$

### Netlist Form

```
AXOR:Name n1 n2 n3 nexsys_component=DXOR [Rin1=val] [Rin2=val]
[Rout=val]
```

### Netlist Example

```
AXOR:1 1 2 3 nexsys_component=DXOR
```

## Equalizers

This topic describes the following System components:

["Least Mean Square Equalizer, Complex \(CLMSE\)"](#) on the facing page

["Recursive Least Square Equalizer, Complex \(CRLSE\)"](#) on page 38-193

["Least Mean Square Equalizer \(LMSE\)"](#) on page 38-196


["Recursive Least Square Equalizer \(RLSE\) "](#) on page 38-198

["RLSE DFE Equalizer"](#) on page 38-200

["GMSK Viterbi Equalizer \(VEGMSK\) "](#) on page 38-204



## Least Mean Square Equalizer, Complex (CLMSE)



Property	Description	Units	Default	Range/Type
<b>NTAPS</b>	The number of filter coefficients	None	4	(-Inf, Inf)/Integer
<b>DELTA</b>	The LMS algorithm step size	None	1	(-Inf, Inf)/Real
<b>RIN1</b>	Input1 impedance	Ohm	Inf	(0, Inf]/Real
<b>RIN2</b>	Input2 impedance	Ohm	Inf	(0, Inf]/Real
<b>RIN3</b>	Input3 impedance	Ohm	Inf	(0, Inf]/Real
<b>RIN4</b>	Input4 impedance	Ohm	Inf	(0, Inf]
<b>ROUT1</b>	Output1 impedance	Ohm	0	[0, Inf)/Real
<b>ROUT2</b>	Output2 impedance	Ohm	0	[0, Inf)/Real
<b>Ports</b>				
<b>Input1</b>	Real part of the complex input signal (real)			
<b>Input2</b>	Imaginary part of the complex input signal (real)			
<b>Input3</b>	Real part of the error signal (real)			
<b>Input4</b>	Imaginary part of the error signal (real)			
<b>Output1</b>	Real part of the complex output signal (real)			
<b>Output2</b>	Imaginary part of the complex output signal (real)			

### Notes

1. This model updates the filter coefficients of the equalizer based on the input signal and the error signal (i.e., the difference between the output of the equalizer and the actual appropriate output). The update is based on minimizing the mean square error.

2. Let  $X(n)$  and  $h(n)$  denote the complex input signal vector and the vector of the complex filter coefficients respectively at time instant  $n$ . Each vector is assumed to be of length  $NTAPS$  (i.e., number of filter taps). The update of the filter coefficients is done according to

$$h(n+1) = h(n) + DELTA * e(n) * conj(X(n))$$

where:  $conj(X(n))$  is the complex conjugate of the vector  $X(n)$  and  $e(n) = d(n) - y(n)$ , where  $d(n)$  is the appropriate output and  $y(n)$  is the equalizer output at time instant  $n$ .

3. The complex output of the equalizer at instant  $n + 1$  is given by  
 $y(n+1) = transpose(X(n+1)) * h(n+1)$
4. The following initial conditions are always assumed:  
 $h(-1) = 0, X(-1) = \underline{0}$

### Netlist Form

```
ACLMSE:NAME n1 n2 n3 n4 n5 n6 nexsys_component=CLMSE NTAPS=val  
DELTA=val [RIN1=val] [RIN2=val] [RIN3=val] [RIN4=val]  
[ROUT1=val] [ROUT2=val]
```


### Netlist Example

```
ACLMSE:1 1 2 3 4 5 6 nexsys_component=CLMSE NTAPS=6 DELTA=.005
```

### References

1. G. Proakis, *Digital Communications*, McGraw-Hill, 1989.
2. G. Proakis and D. G. Manolakis, *Digital Signal Processing*, Macmillan, 1988.

## Recursive Least Square Equalizer, Complex (CRLSE)



Property	Description	Units	Default	Range/Type
<b>NTAPS</b>	The number of filter coefficients	None	4	(-Inf, Inf)/Integer
<b>DELTA</b>	Inverse correlation matrix initialization factor	None	0.0005	(-Inf, Inf)/Real
<b>LAMBDA</b>	Forgetting factor of the RLS algorithm	None	1	[0, 1]/Real
<b>RIN1</b>	Input1 impedance	Ohm	Inf	(0, Inf]/Real
<b>RIN2</b>	Input2 impedance	Ohm	Inf	(0, Inf]/Real
<b>RIN3</b>	Input3 impedance	Ohm	Inf	(0, Inf]/Real
<b>RIN4</b>	Input4 impedance	Ohm	Inf	(0, Inf]/Real
<b>ROUT1</b>	Output1 impedance	Ohm	0	[0, Inf)/Real
<b>ROUT2</b>	Output2 impedance	Ohm	0	[0, Inf)/Real
<b>Ports</b>				
<b>Input1</b>	Real part of the complex input signal (real)			
<b>Input2</b>	Imaginary part of the complex input signal (real)			
<b>Input3</b>	Real part of the error signal (real)			
<b>Input4</b>	Imaginary part of the error signal (real)			
<b>Output1</b>	Real part of the complex output signal (real)			
<b>Output2</b>	Imaginary part of the complex output signal (real)			

### Notes

This model updates the filter coefficients of the equalizer based on the complex input and error signals (i.e., the difference between the output of the equalizer and the actual appropriate output). The update is based on the recursive least square algorithm [1], [2].

Let  $X(n)$  and  $h(n)$  denote the input signal vector and the vector of the complex filter coefficients respectively at time instant  $n$ . Each vector is assumed to be of length NTAPS (i.e., number of filter taps). In addition, let  $K(n)$  denote the NTAPS x 1 complex Kalman gain vector and let the NTAPS x NTAPS inverse of the complex correlation matrix of the input signal be denoted by  $P(n)$ .

The recursive least square algorithm is given by the following 5 steps:

1. Compute the filter output:

$$y(n) = \text{trans}(X(n)) * h(n-1)$$

2. Compute the error:

$$e(n) = d(n) - y(n), \text{ where } d(n) \text{ is the appropriate output}$$

3. Compute the NTAPS x 1 Kalman gain vector:

$$K(n) = [P(n-1) * \text{conj}(X(n))] / [\text{LAMBDA} + \text{trans}(X(n)) * P(n-1) * \text{conj}(X(n))]$$

4. Update the inverse of the complex correlation matrix:

$$P(n) = (1/\text{LAMBDA}) [P(n-1) - K(n) * \text{trans}(X(n)) * P(n-1)]$$

5. Update the coefficients of the complex filter:

$$h(n) = h(n-1) + K(n) * e(n)$$

The following initial conditions are always assumed:

$P(-1) = (1/\text{DELTA}) * I$ , where DELTA is a small positive number and  $I$  is the NTAPS x NTAPS identity matrix.  $e(-1) = 0$ , and  $h(-1) = 0$ .

### Netlist Form

```
ACRLSE:NAME n1 n2 n3 n4 n5 n6 nexsys_component=CRLSE NTAPS=val  
DELTA=val LAMBDA=val [RIN1=val] [RIN2=val] [RIN3=val]  
[RIN4=val] [ROUT1=val] [ROUT2=val]
```

### Netlist Example


```
ACRLSE:1 1 2 3 4 5 6 nexsys_component=CRLSE NTAPS=6 DELTA=.005  
LAMBDA=.999
```

### References

1. J. G. Proakis, *Digital Communications*, McGraw-Hill, 1989.
2. J. G. Proakis and D. G. Manolakis, *Digital Signal Processing*, Macmillan, 1988.



## Least Mean Square Equalizer (LMSE)



Property	Description	Units	Default	Range/Type
<b>NTAPS</b>	The number of filter coefficients	None	16	(-Inf, Inf)/Integer
<b>DELTA</b>	The LMS algorithm step size	None	0.01	(-Inf, Inf)/Real
<b>RIN1</b>	Input1 impedance	Ohm	Inf	(0, Inf]/Real
<b>RIN2</b>	Input2 impedance	Ohm	Inf	(0, Inf]/Real
<b>ROUT</b>	Output impedance	Ohm	0	[0, Inf]/Real
<b>Ports</b>				
<b>Input1</b>	Input1 signal (real)			
<b>Input2</b>	Input2 Error signal (real)			
<b>Output</b>	Output of the equalizer (real)			

### Notes

This model updates the filter coefficients of the equalizer based on the input signal and the error signal (i.e., the difference between the output of the equalizer and the actual appropriate output). The update is based on minimizing the mean square error (i.e., minimizing the absolute value of the error signal).

Let  $X(n)$  and  $h(n)$  denote the input signal vector and the vector of filter coefficients respectively at time instant  $n$ . Each vector is assumed to be of length **NTAPS** (i.e., number of filter taps). The update of the filter coefficients is done according to

$$h(n+1) = h(n) + \text{DELTA} * e(n) * X(n)$$

where  $e(n) = d(n) - y(n)$ , where  $d(n)$  is the appropriate output and  $y(n)$  is equalizer output. The output of the equalizer at instant  $n + 1$  is given by

$$y(n+1) = \text{trans}(X(n+1)) * h(n+1)$$

Where  $\text{trans}(\cdot)$  denotes the transpose operator. The following initial conditions are always assumed:

$$h(-1) = 0, X(-1) = 0$$

### Netlist Form

```
ALMSE:NAME n1 n2 n3 nexsys_component=LMSE NTAPS=val  
DELTA=val [RIN1=val] [RIN2=val]
```


### Netlist Example

```
ALMSE:1 1 2 3 nexsys_component=LMSE NTAPS=8 DELTA=.005
```

### References

1. J. G. Proakis, *Digital Communications*, McGraw-Hill, 1989.
2. J. G. Proakis and D. G. Manolakis, *Digital Signal Processing*, Macmillan, 1988.

## Recursive Least Square Equalizer (RLSE)



Property	Description	Units	Default	Range/Type
<b>NTAPS</b>	The number of filter coefficients	None	4	(-Inf, Inf)/Integer
<b>DELTA</b>	Inverse correlation matrix initialization factor	None	0.0005	(-Inf, Inf)/Real
<b>LAMBDA</b>	Forgetting factor of the RLS algorithm	None	1	[0, 1]/Real
<b>RIN1</b>	Input1 impedance	Ohm	Inf	(0, Inf]/Real
<b>RIN2</b>	Input2 impedance	Ohm	Inf	(0, Inf]/Real
<b>ROUT</b>	Output impedance	Ohm	0	[0, Inf]/Real
<b>Ports</b>				
<b>Input1</b>	The first input signal (real)			
<b>Input2</b>	The second input signal (real)			
<b>Output</b>	The output signal (real)			

### Notes

This model updates the filter coefficients of the equalizer based on the input signal and the error signal (i.e., the difference between the output of the equalizer and the actual appropriate output). The update is based on the recursive least square algorithm [1], [2].

Let  $X(n)$  and  $h(n)$  denote the input signal vector and the vector of the real filter coefficients respectively at time instant  $n$ . Each vector is assumed to be of length  $NTAPS$  (i.e., number of filter taps). In addition, let  $K(n)$  denote the  $NTAPS \times 1$  Kalman gain vector and let the  $NTAPS \times NTAPS$  inverse of the correlation matrix of the input signal be denoted by  $P(n)$ .

The recursive least square algorithm is given by the following 5 steps:

1. Compute the filter output:

$$y(n) = \text{tran}(X(n)) * h(n-1)$$

2. Compute the error:

$$e(n) = d(n) - y(n), \text{ where } d(n) \text{ is the appropriate output}$$



3. Compute the NTAPS x 1 Kalman gain vector:

$$K(n) = [P(n-1) * X(n)]/[LAMBDA + \text{tran}(X(n)) * P(n-1) * X(n)]$$

4. Update the inverse of the correlation matrix:

$$P(n) = (1/LAMBDA) [P(n-1) - K(n) * \text{tran}(X(n)) * P(n-1)]$$

5. Update the coefficients of the filter:

$$h(n) = h(n-1) + K(n) * e(n)$$

The following initial conditions are always assumed:

$P(-1) = (1/DELTA) * I$ , where DELTA is a small positive number and I is the NTAPS x NTAPS identity matrix,  $e(-1) = 0$ , and  $h(-1) = 0$ .

### Netlist Form

```
ARLSE:NAME n1 n2 n3 nexsys_component=RLSE NTAPS=val  
DELTA=val LAMBDA=val [RIN1=val] [RIN2=val] [ROUT=val]
```


### Netlist Example

```
ARLSE:1 1 2 3 nexsys_component=RLSE NTAPS=8 DELTA=.005  
LAMBDA=0.999
```

### References

1. J. G. Proakis, *Digital Communications*, McGraw-Hill, 1989.
2. J. G. Proakis and D. G. Manolakis, *Digital Signal Processing*, Macmillan, 1988

## RLSE DFE Equalizer



### RLSE DFE Netlist Format

The RLSE DFE is inserted across a differential line pair to tell transient analysis to generate an eye diagram for the equalized signal at the associated signal probe. Equalization uses the recursive least squares (RLS) algorithm (see Notes).

```

ARLSE_DFE: xxxx n1 n2 n3
+ Nexsys_component=rlse_dfe
+ UI=val OVERSAMPLE=1 FF_TAPS=val FB_TAPS=val LAMBDA=val
+ DECISION_HIGH=val DECISION_LOW=val DECISION_THRESHOLD=val
+ TRAINING_DATA='file_reference'
+ RIN1=val RIN2=val ROUT=val
    
```

*n1* is the positive node and *n2* is the negative node of the differential line pair. The entry **COMPONENT=rlse\_dfe** identifies the component.

**DFE/FFE Probe Parameters**

Parameter	Description	Unit	Default
<b>UI</b>	Unit interval (symbol duration)	Second	125e-12
<b>OVERSAMPLE</b>	Number of samples per UI (symbol interval). <b>NOTE: OVERSAMPLE must be left at the default of 1 in the current implementation.</b>	None	1
<b>FF_TAPS</b>	Number of feed-forward taps (filter coefficients)	None	4
<b>FB_TAPS</b>	Number of feed-backward taps (filter coefficients)	None	2
<b>LAMBDA</b>	Forgetting factor for the RLS algorithm (0 <= LAMBDA <= 1)	None	0.9
<b>DECISION_HIGH</b>	High signal value corresponds to associated source high	Volt	1
<b>DECISION_LOW</b>	Low signal value corresponds to associated source low	Volt	-1
<b>DECISION_</b>	Threshold value for decision between high and low	Volt	Midpoint

Parameter	Description	Unit	Default
<b>THRESHOLD</b>	value		output of source
<b>TRAINING_DATA</b>	Name of file containing training data (1s and 0s separated by spaces)	None	None
<b>RIN1</b>	Input 1 impedance	Ohm	1meg
<b>RIN2</b>	Input 2 impedance	Ohm	1meg
<b>ROUT</b>	Output impedance	Ohm	0.0

### DFE Equalizer Netlist Example

```


ARLSE_DFE:2 net_1 net_2 net_3
+ Nexsys_component=rlse_dfe
+ UI=125e-12 OVERSAMPLE=1 FF_TAPS=4 FB_TAPS=2 LAMBDA=0.9
+ DECISION_HIGH=1 DECISION_low=-1 DECISION_THRESHOLD=0
+ TRAINING_DATA='TrainingData.txt'
+ RIN1=1e9 RIN2=1e9 ROUT=0

```

### Notes

A decision-feedback equalizer (DFE) is a non-linear equalizer containing a feed-forward filter and a feed-back filter. For a feed-forward equalizer, the feed-back portion is eliminated. A training signal must be provided to allow the equalizer to calculate the initial tap weights.

Here is the architecture of a DFE with N weights, where the symbol period is T.



### Recursive Least Squares Algorithm

This model updates the filter coefficients of the equalizer based on the input signal and the error signal (i.e., the difference between the output of the equalizer and the actual appropriate output). The update is based on the recursive least square algorithm [1], [2].

Let  $X(n)$  and  $h(n)$  denote the input signal vector and the vector of the real filter coefficients respectively at time instant  $n$ . Each vector is assumed to be of length  $NTAPS$ , the combined number of feed-forward and feed-back filter taps ( $NTAPS = FF\_TAPS + FB\_TAPS$ ). In addition, let  $K(n)$  denote the  $NTAPS \times 1$  Kalman gain vector and let  $P(n)$  denote the  $NTAPS \times NTAPS$  inverse of the correlation matrix of the input signal.

The recursive least square algorithm is given by the following five steps:

1. Compute the filter output:

$$y(n) = \text{tran}(X(n)) * h(n-1)$$

2. Compute the error:

$$e(n) = d(n) - y(n), \text{ where } d(n) \text{ is the appropriate output}$$

3. Compute the  $NTAPS \times 1$  Kalman gain vector:

$$K(n) = [P(n-1) * X(n)] / [LAMBDA + \text{tran}(X(n)) * P(n-1) * X(n)]$$

4. Update the inverse of the correlation matrix:

$$P(n) = (1/LAMBDA) [P(n-1) - K(n) * \text{tran}(X(n)) * P(n-1)]$$

5. Update the coefficients of the filter:


$$h(n) = h(n-1) + K(n) * e(n)$$

The following initial conditions are always assumed:

1.  $P(-1) = (1/DELTA) * I$ , where DELTA is a small positive number and I is the NTAPS x NTAPS identity matrix,
2.  $e(-1) = 0$
3.  $h(-1) = 0$ .

#### Schematic Configuration for Transient Analysis

For Transient analysis, the schematic includes the RLS equalizer, samplers to convert the real signals to symbols, and a system probe to generate the eye diagram:




The **SAMPLE\_RATE** for both samplers is  $(1 / UI)$ .

#### References

1. J. G. Proakis, *Digital Communications*, McGraw-Hill, 1989.
2. J. G. Proakis and D. G. Manolakis, *Digital Signal Processing*, Macmillan, 1988.

## GMSK Viterbi Equalizer (VEGMSK)



Property	Description	Units	Default	Range/Type
<b>NB</b>	Number of bits per symbol (integer)	None	1	(0, 8]/Integer
<b>V</b>	The number of VEGMSK equalizer states in symbols (integer)	None	4	(-Inf, Inf)/Integer
<b>M</b>	MODULATION_INDEX = M/P ((see GMSK modulator) (integers)	None	M = 2, P = 4	(1, Inf)/Integer
<b>P</b>	MODULATION_INDEX = M/P ((see GMSK modulator) (integers)	None	M = 2, P = 4	(1, Inf)/Integer
<b>NUM_SAMPLES</b>	Number of samples per symbol (integer)	None	2	[10e-7, 10e7]/Integer
<b>NORMALIZED_BW</b>	Normalized bandwidth of Gaussian filter (real)	None	0.3	(-Inf, Inf).Real
<b>RESPONSE_LENGTH</b>	Length of Gaussian filter impulse response in symbols (integer)	None	4	(0, Inf)/Integer
<b>VE_DEPTH</b>	Number of symbols to receive prior to resetting memory (integer)	None	100	(-Inf, Inf)/Integer
<b>RIN1</b>	Input1 impedance	Ohm	Inf	(0, Inf]/Real
<b>RIN2</b>	Input2 impedance	Ohm	Inf	(0, Inf]/Real
<b>RIN3</b>	Input3 impedance	Ohm	Inf	(0, Inf]/Real
<b>RIN4</b>	Input4 impedance	Ohm	Inf	(0, Inf]/Real
<b>ROUT</b>	Output impedance	Ohm	0	[0, Inf)/Real
<b>Ports</b>				

<b>Input1</b>	Received in-phase samples (real)
<b>Input2</b>	Received quadrature samples (real)
<b>Input3</b>	Received in-phase channel information (i.e., in-phase impulse response) (real)
<b>Input4</b>	Received quadrature channel information (i.e., quadrature impulse response) (real)
<b>Output</b>	Equalized output symbols in the range 0, 1, ..., M -1 (real)

## Notes

This model equalizes (or demodulates) the received **GMSK** -modulated in-phase and quadrature input signals using the in-phase and quadrature channel information. The equalization algorithm used is based on Maximum Likelihood Sequence Estimation (**MLSE**) and the Viterbi Algorithm (**VA**) [1], [2].

The received input signals are assumed to have been modulated by a **GMSK** modulator prior to transmission. The parameters shared by the **GMSK** modulator used in the transmitter and its corresponding Viterbi Equalizer at the receiver, namely, **NB**, **NUM\_SAMPLES**, **NORMALIZED\_BW**, **RESPONSE\_LENGTH**, and the **MODULATION\_INDEX** = M/P must be identical. This must be the case since the **VEGMSK** model uses these parameters to locally generate all possible received data sequences (using the channel information) and determine the most probable transmitted sequence.

The number of states for equalization in the **VEGMSK** is determined by the integer **V**. In addition, the number of the internally generated states depends on the integers **M** and **P**, where **M** and **P** are relative prime numbers. If **M** is even, the **VEGMSK** have  $P * 2^{V-1}$  states, and if **M** is odd, the **VEGMSK** have  $2 * P * 2^{V-1}$  states instead.

In other words, if **M** is even, the number of phase states in the **VEGMSK** model is **P**, otherwise, the number of phase states is  $2 * P$ .

It's important to keep in mind that for a given **MODULATION\_INDEX** at the **GMSK** transmitting modulator, the **M** and **P** that must be properly specified by the user if proper equalization is to be performed. For example, a **MODULATION\_INDEX** of 0.5 at the **GMSK** modulator implies that the number of phase states in the modulator is 4 (0,  $\pi/2$ ,  $\pi$ ,  $3\pi/2$ ). This implies that the corresponding number of phase states in the **VEGMSK** model at the receiver must be 4 and the modulation index must be 0.5. These two conditions can be simultaneously satisfied if **M** = 1 and **P** = 2, or **M** = 2, and **P** = 4.

**V** is the number of equalization states in symbols and is always assumed to be equal to the sum of the **GMSK** modulator's impulse response length (i.e., **RESPONSE\_LENGTH**) and the length of the channel's impulse response (in symbols too). In other words

$$V = \text{RESPONSE\_LENGTH} + L_c,$$

where **Lc** is the length of the channel's impulse response in symbols. For example, if **RESPONSE\_LENGTH** = 3 symbols, and **V** was chosen to equal 5 symbol states, this implies the **VEGMSK** model assumes the channel information is contained in an impulse response of length 2 symbols. The **VEGMSK** model always assumes that the length of the corresponding impulse response in samples is given by **RESPONSE\_LENGTH \* NUM\_SAMPLES** and **Lc \* NUM\_SAMPLES + 1** for the **GMSK** modulator and the channel, respectively.

For example, if **V** = 5, **RESPONSE\_LENGTH** = 3, and **NUM\_SAMPLES** = 2, the **VEGMSK** model assumes that the transmitting **GMSK** modulator's impulse response (in samples) is (please refer to the **GMSK** model):

q[0], q[1], q[2], q[3], q[4], q[5]

and the channel's impulse response in samples is:

h[0], h[1], h[2], h[3], h[4]

If **V** is equal to or greater than the sum of actual lengths of the two impulse responses (i.e., the impulse response of the **GMSK** modulator used at the transmitter and the actual impulse response of the channel), then full equalization is possible, otherwise, the equalization process is hindered. The **VEGMSK** model uses  $q[i]$ ,  $0 \leq i \leq \text{RESPONSE\_LENGTH} * \text{NUM\_SAMPLES} - 1$  and  $h[i]$ ,  $0 \leq i \leq \text{Lc} * \text{NUM\_SAMPLES}$  to generate all possible received sequences, then decides in favor of the most probable transmitted sequence using **MLSE** and the VA ([1], [2]).

Since the input to the transmitting **GMSK** modulator (please refer to **GMSK** model) is assumed to be the symbols  $A_i$ , where  $A_i = 0, 1, \dots, M-1$ , and  $M = 2^{\text{NB}}$ , the symbols recovered at the output of the **VEGMSK** model are also in the range  $0, 1, \dots, M-1$ . If **NB** = 1, the **VEGMSK** model performs equalization on binary symbols (i.e., each symbol conveys a one-bit information), otherwise equalization is performed on M-ary data (where each symbol conveys the information of NB-bits,  $\text{NB} > 1$ ).

The maximum number of equalization states that can be accommodated by this model is  $V = 32/\text{NB}$ . For example, for a 16-ary data ( $\text{NB} = 4$ ), the maximum number of allowable states is  $V = 8$  symbol states (with each symbol conveying the information of 4 bits). Keep in mind that each symbol may be represented by an arbitrary **NUM\_SAMPLES**.

Observe that an increase in **V**, **NB**, or **NUM\_SAMPLES** increases the processing time inside the **VEGMSK** model.

The **VEGMSK** model also assumes that it begins in the zero internal state and one of the  $P$  or  $2 * P$  possible phase states. This means that the first received in-phase and quadrature input samples that go into the **VEGMSK** model are assumed to have been preceded by  $V - 1$  0 symbol values at the **GMSK** modulator. This is done to reduce the equalization's probability of making errors which is the case, assuming all possible internal states for the beginning state.

Upon receiving **VE\_DEPTH** symbols (i.e., **VE\_DEPTH \* NUM\_SAMPLES** samples), the **VEGMSK** model outputs **VE\_DEPTH** equalized symbols (in the range  $0, 1, \dots, M-1$ ) then resets



its memory to the zero state. This means the next stream of received input symbols is also assumed to have been preceded by  $V - 1$  0 symbols at the **GMSK** modulator and so on.

### Netlist Form

```
AVEGMSK:NAME n1 n2 n3 n4 n5 nexsys_component=VEGMSK NB=val M=val
P=val
+ NUM_SAMPLES=val RESPONSE_LENGTH=val
+ NORMALIZED_BW=val V=val VE_DEPTH=val [RIN1=val] [RIN2=val]
[RIN3=val] [RIN4=val] [ROUT=val]
```

### Netlist Example

```
AVEGMSK:1 1 2 3 4 5 nexsys_component=VEGMSK NB=1 M=1 P=2 NUM_
SAMPLES=2
+ RESPONSE_LENGTH=3 NORMALIZED_BW=0.3 V=6 VE_DEPTH=100
```

This equalizer corresponds to the first example used in the **GMSK** modulator model (The GSM example). Note that the equalizer may use  $M = 2$  and  $P = 4$  as well and still yield the same performance. This example assumes that the channel's information (i.e., impulse response) is entirely contained in  $(V - \text{RESPONSE\_LENGTH}) * \text{NUM\_SAMPLES} + 1$  samples = 7 samples. As mentioned above, it is always assumed that the first input symbol (i.e., **NUM\_SAMPLES** samples) to the **VEGMSK** model has been preceded by  $V - 1 = 5$  zero symbol values at the transmitting **GMSK** modulator. This means that the input to the **GMSK** modulator should have been 0, 0, 0, 0, 0, followed by arbitrary symbols which are fed into the **VEGMSK** model at the receiver. This implies that the first received  $(V - 1) * \text{NUM\_SAMPLES}$  samples = 10 samples must be discarded, and the next samples (10, 11, ...) are fed to the **VEGMSK** model (i.e., the 10th sample (counting from 0) is actually the first input sample that should be applied to the input of **VEGMSK** model).

### References

1. J. G. Proakis, *Digital Communications*, McGraw-Hill, 1989.
2. Raymond Steele, *Mobile Radio Communications*, Pentech Press, 1992.

## Fixed-Point

This topic describes the following System components:

["Complex to Fixed-Point Converter \(CTOFXT\)"](#) on the facing page

["Fixed-Point Accumulator \(FXTACCUM\)"](#) on page 38-211

["Fixed-Point Finite Impulse Response Filter \(FXTFIR\)"](#) on page 38-213

["Fixed-Point IIR Filter \(FXTIIR\)"](#) on page 38-215

["Fixed-Point Real Adder \(FXTRADD\)"](#) on page 38-218

["Fixed-Point Real Delay Element \(FXTRDELAY\)"](#) on page 38-220

["Fixed-Point Real Multiplier \(FXTRMULT\)"](#) on page 38-222

["Fixed-Point Real Scaler \(FXTRSCALE\)"](#) on page 38-224

["Fixed-Point Real Subtractor \(FXTRSUB\)"](#) on page 38-226

["Sampling Rate Decimator for Fixed-Point Real Signal \(FXTSRD\)"](#) on page 38-228

["Sampling Rate Expander for Fixed-Point Real Signal \(FXTSRE\)"](#) on page 38-229


["Fixed-Point to Complex Converter \(FXTTOC\)"](#) on page 38-230

["Fixed-Point to Fixed-Point Converter \(FXTTOFXT\)"](#) on page 38-231

["Fixed-Point to Real Converter \(FXTTOR\)"](#) on page 38-233

["Real to Fixed-Point Converter \(RTOFXT\)"](#) on page 38-234

## Complex to Fixed-Point Converter (CTOFXT)




Property	Description	Units	Default	Range/type
<b>outW</b>	Word length of the output fixed point number	None	32	[1, 32]/Integer
<b>outD</b>	Precision of the output fixed point number	None	0	[0, 32]/Integer
<b>ovf</b>	Overflow characteristic: 0 for wrapped, 1 for saturate, 2 for zero saturate	None	0	[0, 2]/Integer
<b>lorQ</b>	In-phase or quadrature component: 0 for in-phase, 1 for quadrature	None	0	[0, 1]/Integer
<b>quant</b>	Quantization characteristic: 0 for truncated, 1 for rounded, 2 for truncated 0	None	0	[0, 2]/Integer
<b>ArithType</b>	Arithmetic type: 0 for signed, 1 for unsigned	None	0	[0, 1]/Integer
<b>Rin</b>	Input impedance	Ohm	Inf	(0, Inf]/Real
<b>Rout</b>	Output impedance	Ohm	0	[0, Inf)/Real
<b>Ports</b>				
<b>Input</b>	Input signal (floating point complex number)			
<b>Output</b>	Output signal (fixed point real number)			

### Limits

outW > outD for signed arithmetic

### Notes

This model converts the complex floating point signal to a real fixed-point signal. If **IorQ** is set to 0, the output is on the real part of the input signal (in-phase component); else, if **IorQ** is equal to 1, the output is on the imaginary part of the input signal (quadrature component). The format of the output signal is set by the parameters: **outW**, **outD**, **ovf**, **quant**, **arithtype**, where **ovf** defines the overflow characteristics, **quant** defines the quantization characteristics and **arithtype** defines the arithmetic type. The following plot shows the relationship between the word length and the precision.




### Netlist Form

```
ACTOFXT:NAME n1 n2 nexsys_component=CTOFXT [outW=val]
[outD=val] [ovf=val] [quant=val] [IorQ=val] [arithtype=val]
[Rin=val] [Rout=val]
```

### Netlist Example

```
ACTOFXT:1 1 2 nexsys_component=CTOFXT outW=16 outD=4 ovf=1
quant=1 IorQ=1
```

## Fixed-Point Accumulator (FXTACCUM)



Property	Description	Units	Default	Range/type
<b>useInAsOut</b>	Use the input precision as the output precision:  1: Use  0: Do not use	None	1	[0, 1]/Integer
<b>outW</b>	Word length of the output fixed point number	None	32	[1, 32]/Integer
<b>outD</b>	<b>Precision of the output fixed point number</b>	None	0	[0, 32]/Integer
<b>ovf</b>	Overflow characteristic: 0 for wrapped, 1 for saturate, 2 for zero saturate	None	0	[0, 2]/Integer
<b>quant</b>	Quantization characteristic:  0 for truncated,  1 for rounded,  2 for truncated 0	None	0	[0, 2]/Integer
<b>Arithtype</b>	Arithmetic type: 0 for signed , 1 for unsigned	None	0	[0, 1]/Integer
<b>Rin1</b>	Input1 impedance	Ohm	Inf	(0, Inf]/Real
<b>Rin2</b>	Input2 impedance	Ohm	Inf	(0, Inf]/Real
<b>Rout1</b>	Output1 impedance	Ohm	0	[0, Inf)/Real
<b>Rout2</b>	Output2 impedance	Ohm	0	[0, Inf)/Real


Ports	
<b>Input1</b>	Input1 clock signal (floating point real number, optional)
<b>Input2</b>	Input2 signal (fixed point real number)
<b>Output1</b>	Output1 signal (fixed point real number)
<b>Output2</b>	Output2 signal (floating point real number)

## Limits

outW > outD for signed arithmetic

## Notes

1. This model is a fixed point accumulator. It can be either clocked or non-clocked. If non-clocked, leave the clock signal port (the first input) open. When clocked, it is a rising edge triggered device. The trigger level is set to be 0.5 inside this model; therefore, care must be taken to ensure the input signal level is in accordance, a scaler may be needed to scale the incoming signal down in some cases.
2. The parameters **outW**, **outD**, **ovf**, **quant**, and **arithtype** are used to define the output format of the fixed point number. Note that when the parameter **useInAsOut** is activated, the previously mentioned parameters are ignored; instead, the format of the output signal are the same as the format of the input signal. To use an output format different on the input format, set **useInAsOut** to 0, and set the corresponding format.
3. The first output is the accumulated output signal, while the second output is the overflow output. When an overflow occurs during one accumulation step, a logic signal "1" is written to the second output to indicate an overflow.
4. The following plot shows the relationship between word length and precision.




## Netlist Form

```
AFXTACCUM:NAME n1 n2 n3 n4 nexsys_component=FXTACCUM
[useInAsOut=val] [outW=val] [outD=val] [ovf=val] [quant=val]
[arithtype=val] [Rin1=val] [Rin2=val] [Rout1=val] [Rout2=val]
```

## Netlist Example

```
AFXTACCUM:1 1 2 3 4 nexsys_component=FXTACCUM outW=10 outD=10 ovf=0
quant=1 arithtype=1
```

## Fixed-Point Finite Impulse Response Filter (FXTFIR)



Property	Description	Units	Default	Range/type
<b>useInAsOut</b>	Use the input precision as the output precision:  1 for used,  0 for not used	None	1	[0, 1]/Integer
<b>coefW</b>	Word length of fixed point coefficient	None	32	[1, 32]/Integer
<b>coefD</b>	<b>Precision of the fixed point coefficient</b>	None	0	[0, 32]/Integer
<b>outW</b>	Word length of the output fixed point number	None	32	[1, 32]/Integer
<b>outD</b>	Precision of the output fixed point number	None	0	[0, 32]/Integer
<b>ovf</b>	Overflow characteristic:  0 for wrapped,  1 for saturate,  2 for zero saturate	None	0	[0, 2]/Integer
<b>quant</b>	Quantization characteristic:  0 for truncated,  1 for rounded,  2 for truncated	None	0	[0, 2]/Integer
<b>file</b>	Name of the external file (required)	None	Required	String
<b>ArithType</b>	Arithmetic type: 0 for signed, 1 for unsigned	None	0	[0, 1]/Integer
<b>Rin</b>	Input impedance	Ohm	32	(0,Inf]/Real


<b>Rout</b>	Output impedance	Ohm	32	[0, Inf)/Real
<b>Ports</b>				
<b>Input</b>	Input signal (fixed point real number)			
<b>Output</b>	Output signal (floating point real number)			

**Limits**

1. outW > outD, coefW > coefD for signed arithmetic

**Notes**

1. This model implements an FIR filter based on filter tap coefficients provided by the two-column XY format data block in the external file. Each (X,Y) entry indicates the tap number and the corresponding tap coefficient. The coefficients are floating point numbers. They are converted to fixed-point number according to the parameters: **coefW**, **coefD**, **ovf**, **quant**, **arithtype**. The format of the output signal is specified by the parameters: **outW**, **outD**, **ovf**, **quant**, **arithtype**. Note that if **useInAsOut** is set to 1, the format of the fixed output number is set to be the format of the input fixed point number, ignoring the parameters **outW**, **outD**, **ovf**, **quant**, **arithtype**.
2. The following plot shows the relationship between word length and precision.



**Netlist Form**


```
AFXTFIR:NAME n1 n2 nexsys_component=FXTFIR [useInAsOut=val]
[coefW=val] [coefD=val] [outW=val] [outD=val] [ovf=val]
[quant=val] [file=val] [arithtype=val] [Rin=val] [Rout=val]
```

**Example**

```
AFXTFIR:1 1 2 nexsys_component=FXTFIR useInAsOut=0 coefW=16
coefD=4 outW=24 outD=8 ovf=1 quant=1 file="filename"
```



## Fixed-Point IIR Filter (FXTIIR)



Property	Description	Units	Default	Range/type
<b>useInAsOut</b>	Use the input precision as the output precision:  1 for used,  0 for not used	None	1	[0, 1]/Integer
<b>coefW</b>	Word length of fixed point coefficient	None	32	[1, 32]/Integer
<b>coefD</b>	Precision of the fixed-point coefficient	None	0	[0, 32]/Integer
<b>outW</b>	Word length of the output fixed-point number	None	32	[0, 32]/Integer
<b>outD</b>	Precision of the output fixed-point number	None	0	[0, 32]/Integer
<b>ovf</b>	Overflow characteristic:  0 for wrapped,  1 for saturate,  2 for zero saturate	None	0	[0, 2]/Integer
<b>quant</b>	Quantization characteristic:  0 for truncated,  1 for rounded,  2 for truncated 0	None	0	[0, 2]/Integer
<b>file</b>	Name of the external file	None	Required	String
<b>ArithType</b>	Arithmetic type: 0 for signed, 1 for unsigned	None	0	[0, 1]/Integer
<b>Rin</b>	Input impedance	Ohm	Inf	(0, Inf]/Real

<b>Rout</b>	Output impedance	Ohm	0	[0, Inf)/Real
<b>Ports</b>				
<b>Input</b>	Input signal (fixed point real number)			
<b>Output</b>	Output signal (fixed point real number)			

### Limits

1. outW > outD, coefW > coefD for signed arithmetic


### Notes

1. This model implements IIR filter based on the following system function:  
or equivalently, the difference equation:  
The system parameters ( $a_k$ ) and ( $b_k$ ) and are provided by a two-column XY format data block in an external file. The first column is the ( $a_k$ ) value. The second column is the ( $b_k$ ) value. The coefficients are floating point numbers. They are converted to fixed point number according to the parameters: **coefW**, **coefD**, **ovf**, **quant**, **arithtype**. The format of the output is specified by the parameters: **outW**, **outD**, **ovf**, **quant**, **arithtype**. Note that if useInAsOut is set to 1, the format of the fixed output number is set to be the format of the input fixed point number. That is to say, the values **outW**, **outD**, **ovf**, **quant**, **arithtype** are ignored in this case.

$$H(z) = \frac{\sum_{k=0}^M b_k z^{-k}}{1 + \sum_{k=1}^N a_k z^{-k}}$$

$$y(n) = - \sum_{k=1}^N a_k y(n-k) + \sum_{k=0}^M b_k x(n-k)$$

2. The following plot shows the relationship between word length and precision.




### Netlist Form

```
AFXTIIR:NAME n1 n2 nexsys_component=FXTIIR [useInAsOut=val]  
[coefW=val] [coefD=val] [outW=val] [outD=val] [ovf=val]  
[quant=val] [file=val] [arithtype=val] [Rin=val] [Rout=val]
```

### Netlist Example

```
AFXTIIR:1 1 2 nexsys_component=FXTIIR useInAsOut=0 coefW=16  
coefD=4 outW=24 outD=8 ovf=1 quant=1 file="filename"
```

## Fixed-Point Real Adder (FXTRADD)




Property	Description	Units	Default	Range/type
<b>useInAsOut</b>	Use the input precision as the output precision: 1 for use, 0 for not use	None	1	[0, 1]/Integer
<b>outW</b>	Word length of the output fixed point number	None	32	[1, 32]/Integer
<b>outD</b>	<b>Precision of the output fixed point number</b>	None	0	[0, 32]/Integer
<b>ovf</b>	Overflow characteristic: 0 for wrapped, 1 for saturate, 2 for zero saturate	None	0	[0, 2]/Integer
<b>quant</b>	Quantization characteristic: 0 for truncated, 1 for rounded, 2 for truncated 0	None	0	[0, 2]/Integer
<b>ArithType</b>	Arithmetic type: 0 for signed, 1 for unsigned	None	0	[0, 1]/Integer
<b>Rin1</b>	Input1 impedance	Ohm	Inf	(0, Inf]/Real
<b>Rin2</b>	Input2 impedance	Ohm	Inf	(0, Inf]/Real
<b>Rout</b>	Output impedance	Ohm	0	[0, Inf]/Real
<b>Ports</b>				
<b>Input1</b>	Input1 signal (fixed point real number)			
<b>Input2</b>	Input2 signal (fixed point real number)			
<b>Output</b>	Output signal (floating point real number)			

### Limits

1.  $\text{outW} > \text{outD}$  for signed arithmetic

### Notes

1. This model produces the result of the sum of two input fixed point real signals. It is assumed that the user assigns the same format for the two inputs. The fixed point output signal format is the same as the input signal format when the parameter **useInAsOut** is set to be 0, in which case parameters **outW**, **outD**, **ovf**, **quant** and **arithtype** is ignored; otherwise, the format is set by **outW**, **outD**, **ovf**, **quant** and **arithtype**.
2. The following plot shows the relationship between word length and precision.



### Netlist Form

```
AFXTRADD:NAME n1 n2 n3 nexsys_component=AFXTRADD
[useInAsOut=val] [outW=val] [outD=val] [ovf=val] [quant=val]
[arithtype=val] [Rin1=val] [Rin2=val] [Rout=val]
```

### Example

```
AFXTRADD:1 1 2 3 nexsys_component=AFXTRADD useInAsOut=0,
outW=16, outD=4, ovf=1, quant=1
```

## Fixed-Point Real Delay Element (FXTRDELAY)




Property	Description	Units	Default	Range/type
<b>changeln_Prec</b>	Change the incoming precision of the signal: 0 for no change, 1 for change	None	0	[0, 1]/Integer
<b>outW</b>	Word length of the output fixed point number	None	32	[0, 1]/Integer
<b>outD</b>	<b>Precision of the output fixed point number</b>	None	0	[1, 32]/Integer
<b>ovf</b>	Overflow characteristic: 0 for wrapped, 1 for saturate, 2 for zero saturate	None	0	[0, 2]/Integer
<b>quant</b>	Quantization characteristic: 0 for truncated, 1 for rounded, 2 for truncated 0	None	0	[0, 2]/Integer
<b>D</b>	Number of delay	None	1	[1, Inf]/Integer
<b>ArithType</b>	Arithmetic type: 0 for signed, 1 for unsigned	None	0	[0, 1]/Integer
<b>Rin</b>	Input impedance	Ohm	Inf	(0, Inf]/Real
<b>Rout</b>	Output impedance	Ohm	0	[0, Inf)/Real
<b>Ports</b>				
<b>Input</b>	Input signal (fixed point real number)			
<b>Output</b>	Output signal (fixed point real number)			

## Limits

1.  $outW > outD$  for signed arithmetic

## Notes

1. This model delays a fixed-point real signal by a specified number of samples set by the parameter **D**. It effectively places **D** zeros at the beginning of the output signal. The output signal follows the same format as the input signal if **changeInPrec** is set to 0, or the output fixed-point format is set by the user through the parameters **outW**, **outD**, **ovf**, **quant**, **arithtype**.
2. The following plot shows the relationship between wordlength and precision.




## Netlist Form

```
AFXTRDELAY:NAME n1 n2 nexsys_component=AFXTRDELAY
[changeInPrec=val] [outW=val] [outD=val] [ovf=val] [quant=val]
[D=val] [arithtype=val] [Rin=val] [Rout=val]
```

## Example

```
AFXTRDELAY:1 n1 n2 nexsys_component=AFXTRDELAY changeInPrec=1 outW=16
outD=4 ovf=1 quant=1 D=2
```

## Fixed-Point Real Multiplier (FXTRMULT)



Property	Description	Units	Default	Range/type
<b>useInAsOut</b>	Use the input precision as the output precision: 1 for use, 0 for not use 1	None	1	[0, 1]/Integer
<b>outW</b>	Word length of the output fixed point number 32	None	32	[1, 32]/Integer
<b>outD</b>	Precision of the output fixed point number	None	0	[0, 32]/Integer
<b>ovf</b>	Overflow characteristic: 0 for wrapped, 1 for saturate, 2 for zero saturate	None	0	[0, 2]/Integer
<b>quant</b>	Quantization characteristic: 0 for truncated, 1 for rounded, 2 for truncated 0	None	0	[0, 2]/Integer
<b>ArithType</b>	Arithmetic type: 0 for signed, 1 for unsigned	None	0	[0, 1]/Integer
<b>Rin1</b>	Input1 impedance	Ohm	Inf	(0, Inf]/Real
<b>Rin2</b>	Input2 impedance	Ohm	Inf	(0, Inf]/Real
<b>Rout</b>	Output impedance	Ohm	0	[0, Inf]/Real
<b>Ports</b>				
<b>Input1</b>	Input1 signal (fixed point number)			
<b>Input2</b>	Input2 signal (fixed point number)			




<b>Output</b>	Output signal (fixed point number)
---------------	------------------------------------

### Limits

$outW > outD$  for signed arithmetic

### Notes

1. This model produces the result of the multiplication of two input fixed point signals. It is assumed that the user assigns the same format for the two inputs. The fixed point output signal format is the same as the input signal format when the parameter **useInAsOut** is set to be 0, in which case **outW**, **outD**, **ovf**, **quant** and **arithtype** ignored; otherwise, the format is set by **outW**, **outD**, **ovf** and **quant**, **arithtype**.
2. The following plot shows the relationship between word length and precision.



### Netlist Form

```
AFXTRMULT:NAME n1 n2 n3 nexsys_component=AFXTRMULT
[useInAsOut=val] [outW=val] [outD=val] [ovf=val] [quant=val]
[arithtype=val] [Rin1=val] [Rin2=val] [Rout=val]
```

### Netlist Example

```
AFXTRMULT:1 1 2 3 nexsys_component=AFXTRMULT useInAsOut=0
outW=16 outD=4 ovf=1 quant=1
```

## Fixed-Point Real Scaler (FXTRSCALE)



Property	Description	Units	Default	Range/type
<b>useInAsOut</b>	Use the input precision as the output precision: 1 for use, 0 for not use	None	1	[0, 1]/Integer
<b>coefW</b>	Word length of fixed point coefficient	None	32	[1, 32]/Integer
<b>coefD</b>	Precision of the fixed point coefficient	None	0	[0, 32]/Integer
<b>outW</b>	Word length of the output fixed point number	None	32	[1, 32]/Integer
<b>outD</b>	Precision of the output fixed point number	None	0	[0, 32]/Integer
<b>ovf</b>	Overflow characteristic: 0 for wrapped, 1 for saturate, 2 for zero saturate	None	0	[0, 2]/Integer
<b>quant</b>	Quantization characteristic: 0 for truncated, 1 for rounded, 2 for truncated 0	None	0	[0, 2]/Integer
<b>gain</b>	Gain of the scaler	None	1	(Inf, - Inf)/Real
<b>ArithType</b>	Arithmetic type: 0 for signed, 1 for unsigned	None	0	[0, 1]/Integer
<b>Rin</b>	Input impedance	Ohm	Inf	(0, Inf]/Real
<b>Rout</b>	Output impedance	Ohm	0	[0, Inf)/Real


Ports	
Input	Input signal (fixed point real number)
Output	Output signal (floating point real number)

### Limits

$outW > outD$ ,  $coefW > coefD$  for signed arithmetic

### Notes

1. This model produces the result of the multiplication of the input signal with the coefficient. The coefficient is a fixed-point number converted on the parameter value “gain” according to the user-defined format **coefW**, **coefD**, **ovf**, **quant**, **arithtype**. The fixed point output signal format is the same as the input signal format when the parameter **useInAsOut** is set to be 0, in which case **outW**, **outD**, **ovf**, **quant** and **arithtype** ignored. Otherwise, the output format is set by **outW**, **outD**, **ovf**, **quant** and **arithtype**.
2. The following plot shows the relationship between word length and precision.




### Netlist Form

```
AFXTRSCALE:NAME n1 n2 nexsys_component=AFXTRSCALE
[useInAsOut=val] [coefW=val] [coefD=val] [outW=val] [outD=val]
[ovf=val] [quant=val] gain=val [arithtype=val] [Rin=val]
[Rout=val]
```

### Netlist Example

```
AFXTRSCALE:1 1 2 nexsys_component=AFXTRSCALE useInAsOut=0
coefW=16 coefD=4 outW=24 outD=8 ovf=1 quant=1 gain=2.34
```

## Fixed-Point Real Subtractor (FXTRSUB)




Property	Description	Units	Default	Range/type
<b>useInAsOut</b>	Use the input precision as the output precision: 1 for use, 0 for not use	None	1	[0, 1]/Integer
<b>outW</b>	Word length of the output fixed point number	None	32	[1, 32]/Integer
<b>outD</b>	<b>Precision of the output fixed point number</b>	None	0	[0, 32]/Integer
<b>ovf</b>	Overflow characteristic: 0 for wrapped, 1 for saturate, 2 for zero saturate	None	0	[0, 2]/Integer
<b>quant</b>	Quantization characteristic: 0 for truncated, 1 for rounded, 2 for truncated 0	None	0	[0, 2]/Integer
<b>ArithType</b>	Arithmetic type: 0 signed, 1 for unsigned	None	0	[0, 1]/Integer
<b>Rin1</b>	Input1 impedance	Ohm	Inf	(0, Inf]/Real
<b>Rin2</b>	Input2 impedance	Ohm	Inf	(0, Inf]/Real
<b>Rout</b>	Output impedance	Ohm	0	[0, Inf]/Real
<b>Ports</b>				
<b>Input1</b>	Input1 signal (fixed point real number)			
<b>Input2</b>	Input2 signal (fixed point real number)			
<b>Output</b>	Output signal (floating point real number)			

## Limits

1.  $outW > outD$  for signed arithmetic

## Notes

1. This model produces the result of the subtraction of two input fixed point real signals. It is assumed that the user assigns the same format for the two inputs. The fixed point output signal format is the same as the input signal format when the parameter **useInAsOut** is set to be 0, in which case parameters **outW**, **outD**, **ovf**, **quant** and **arithtype** are ignored; otherwise, the format is set by **outW**, **outD**, **ovf**, **quant** and **arithtype**.
2. The following plot shows the relationship between word length and precision.



## Netlist Form

```
AFXTRSUB:NAME n1 n2 n3 nexsys_component=AFXTRSUB
[useInAsOut=val] [outW=val] [outD=val] [ovf=val] [quant=val]
[arithtype=val] [Rin1=val] [Rin2=val] [Rout=val]
```

## Example

```
AFXTRSUB:1 1 2 3 nexsys_component=AFXTRSUB useInAsOut=0 outW=16
outD=4 ovf=1 quant=1
```

## Sampling Rate Decimator for Fixed-Point Real Signal (FXTSRD)



Property	Description	Units	Default	Range/type
<b>DF</b>	The factor by which the input signal is decimated	None	1	[1, Inf)/Integer
<b>Rin</b>	Input impedance	Ohm	Inf	(0, Inf]/Real
<b>Rout</b>	Output impedance	Ohm	0	[0, Inf)/Real
<b>Ports</b>				
<b>Input</b>	Input signal (fixed point real number)			
<b>Output</b>	Output signal (floating point real number)			

### Notes

This model decimates a fixed point input signal. Beginning with the first input sample, only each **DF** th sample is written to the output port. The format of the output signal remains the same as the format of the input signal.

### Netlist Form

```
AFXTSRD:NAME n1 n2 nexsys_component=FXTSRD DF=val [Rin=val]
[Rout=val]
```

### Netlist Example

```
AFXTSRD:1 1 2 nexsys_component=FXTSRD DF=2
```

## Sampling Rate Expander for Fixed-Point Real Signal (FXTSRE)



Property	Description	Units	Default	Range/type
<b>EF</b>	The factor by which the input signal is expanded	None	1	[1, Inf)/Integer
<b>Rin</b>	Input impedance	Ohm	Inf	(0, Inf)/Real
<b>Rout</b>	Output impedance	Ohm	0	[0, Inf)/Real
<b>Ports</b>				
<b>Input</b>	Input signal (fixed point real number)			
<b>Output</b>	Output signal (floating point real number)			

### Notes

This model expands a fixed point input signal. Beginning with the first input sample, each input sample followed by  $EF - 1$  zeros are written to the output port. The format of the output signal remains the same as the format of the input signal.


### Netlist Form

```
AFXTSRE:NAME n1 n2 nexsys_component=FXTSRE EF=val [Rin=val]
[Rout=val]
```

### Netlist Example

```
AFXTSRE:1 1 2 nexsys_component=FXTSRE EF=2
```

## Fixed-Point to Complex Converter (FXTTOC)



Property	Description	Units	Default	Range/type
<b>IorQ</b>	In-phase quadrature component: 0 for in-phase, 1 for quadrature	None	0	[0, 1]/Integer
<b>Rin</b>	Input impedance	Ohm	Inf	(0, Inf]/Real
<b>Rout</b>	Output impedance	Ohm	0	[0, Inf]/Real
<b>Ports</b>				
<b>Input</b>	Input signal (fixed point real number)			
<b>Output</b>	Output signal (floating point complex number)			

### Notes

This model converts the real fixed point signal to a complex floating point signal. The fixed-point input signal is transformed to the real part if IorQ is 1; otherwise, it is transformed to the imaginary part.

### Netlist Form

```
AFXTTOC:NAME n1 n2 nexsys_component=FXTTOC [IorQ=val] [Rin=val]
[Rout=val]
```

### Netlist Example

```
AFXTTOC:1 1 2 nexsys_component=FXTTOC IorQ=1
```



## Fixed-Point to Fixed-Point Converter (FXTTOFXT)




Properties	Description	Units	Default	Range/type
<b>outW</b>	Word length of the output fixed point number	None	32	[1, 32]/Integer
<b>outD</b>	Precision of the output fixed point number	None	0	[0, 32]/Integer
<b>ovf</b>	Overflow characteristic: 0 for wrapped, 1 for saturate, 2 for zero saturate	None	0	[0, 2]/Integer
<b>quant</b>	Quantization characteristic: 0 for truncated, 1 for rounded, 2 for truncated 0	None	0	[0, 2]/Integer
<b>ArithType</b>	Arithmetic type: 0 for signed, 1 for unsigned	None	0	[0, 1]/Integer
<b>Rin</b>	Input impedance	Ohm	Inf	(0, Inf]/Real
<b>Rout</b>	Output impedance	Ohm	0	[0, Inf]/Real
<b>Ports</b>				
<b>Input</b>	Input signal : (fixed point real number)			
<b>Output</b>	Output signal (fixed point real number)			

### Limits

1.  $outW > outD$  for signed arithmetic

### Notes

This model converts the real fixed point input signal to a real fixed-point signal of a different format. The output format is set by the user specified parameters: **outW**, **outD**, **ovf**, **quant** and **arithtype**, where **ovf** defines the overflow characteristics, **quant** defines the quantization characteristics and **arithtype** defines the arithmetic type. The following plot shows the relationship between the word length and the precision.



### Netlist Form

```
AFXTTTOFXT:NAME n1 n2 nexsys_component=AFXTTTOFXT [outW=val]  
[outD=val] [ovf=val] [quant=val] [arithtype=val] [Rin=val]  
[Rout=val]
```

### Netlist Example

```
AFXTTTOFXT:1 1 2 nexsys_component=AFXTTTOFXT outW=24 outD=4 ovf=1  
quant=1
```

## Fixed-Point to Real Converter (FXTTOR)



Property	Description	Units	Default	Range/type
Rin	Input impedance	Ohm	Inf	(0, Inf]/Real
Rout	Output impedance	Ohm	0	[0, Inf)/Real
<b>Ports</b>				
<b>Input</b>	Input signal ( fixed point real number)			
<b>Output</b>	Output signal (floating point real number)			

### Notes

This model converts the real fixed point input signal to a real floating-point signal.

### Netlist Form

```
AFXTTOR:NAME n1 n2 nexsys_component=FXTTOR [Rin=val] [Rout=val]
```

### Netlist Example

```
AFXTTOR:1 1 2 nexsys_component=FXTTOR
```

## Real to Fixed-Point Converter (RTOFXT)



Property	Description	Units	Default	Range/type
<b>outW</b>	Word length of the output fixed-point number	None	32	[1, 32]/Integer
<b>outD</b>	Precision of the output fixed-point number	None	0	[1, 32]/Integer
<b>ovf</b>	Overflow characteristic: 0 for wrapped, 1 for saturate, 2 for zero saturate	None	0	[0, 2]/Integer
<b>quant</b>	Quantization characteristic: 0 for truncated, 1 for rounded, 2 for truncated 0	None	0	[0, 2]/Integer
<b>ArithType</b>	Arithmetic type: 0 for signed, 1 for unsigned	None	0	[0, 1]/Integer
<b>Rin</b>	Input impedance	Ohm	Inf	(0, Inf]/Real
<b>Rout</b>	Output impedance	Ohm	0	[0, Inf)/Real
<b>Ports</b>				
<b>Input</b>	Input signal (floating point real number)			
<b>Output</b>	Output signal (fixed point real number)			


### Limits

1.  $outW > outD$  for signed arithmetic

### Notes

This model converts the real floating point input signal to real fixed-point signal. The output format is set by the user specified parameters: **outW**, **outD**, **ovf**, **quant** and **arithtype**, where **ovf** defines the overflow characteristics, **quant** defines the quantization characteristics and

**arithtype** defines the arithmetic type. The following plot shows the relationship between the word length and the precision.



### Netlist Form

```
ARTOFXT:NAME n1 n2 nexsys_component=RTOFXT [outW=val]
[outD=val] [ovf=val] [quant=val] [arithtype=val] [Rin=val]
[Rout=val]
```

### Example

```
ARTOFXT:1 1 2 nexsys_component=RTOFXT outW=16 outD=4
```

## Frequency Synthesizers

This topic describes the following System components:

["Charge Pump \(CPUMP\)"](#) on the facing page


["Frequency Divider \(FREQDIV\)"](#) on page 38-239

["Tri-State Phase Frequency Detector \(PFDET\)"](#) on page 38-241

["Voltage Controlled Oscillator \(VCO\) "](#) on page 38-243

["Voltage Controlled Oscillator with Frequency Divider \(VCODIVBYN\)"](#) on page 38-247

## Charge Pump (CPUMP)



Property	Description	Units	Default	Range/Type
I_UP	Up current	uA	160	[0, Inf)/Real
UP_NFLOOR	Up current noise floor in A <sup>2</sup> /Hz	None	1e-25	[0, Inf)/Real
UP_FC	Up current flicker corner frequency	Hz	10000	(0, Inf)/Real
UP_NOISE	Up current noise: 1 for On, 0 for Off	None	1	[0, 1]/Integer
I_DOWN	Down current	uA	160	[0, Inf)/Real
DOWN_NFLOOR	Down current noise floor in A <sup>2</sup> /Hz	A <sup>2</sup> /Hz	1e-25	[0, Inf)/Real
DOWN_FC	Down current flicker corner frequency	Hz	10000	(0, Inf)/Real
DOWN_NOISE	Down noise: 1 for On, 0 for Off	None	1	[0, 1]/Integer
STARTTIME	Start time for pumping total output current	Sec	0	[0, Inf)/Real
STOPTIME	Stop time for pumping total output current	Sec	Inf	[0, Inf)/Real
I_TRICKLE	Trickle current	Current	40uA	(0, Inf)/Real
TRICKLE_NFLOOR	Trickle current noise floor in A <sup>2</sup> /Hz	A <sup>2</sup> /Hz	1e-25	(0, Inf)/Real
TRICKLE_FC	Trickle current flicker corner frequency	Hz	10000	(0, Inf)/Real
TRICKLE_NOISE	Trickle current noise: 1 for On, 0 for Off	None	1	[0, 1]/Integer
SEED	Random seed	None	0	[0, Inf)/Integer
RIN1	Input1 impedance	Ohm	Inf	(0, Inf]/Real
RIN2	Input2 impedance	Ohm	Inf	(0, Inf]/Real
ROUT	Output impedance	Ohm	0	[0, Inf)/Real
<b>Ports</b>				

<b>Input1</b>	Input1 signal (real)
<b>Input2</b>	Input2 signal (real)
<b>Output</b>	Output signal (real)

## Notes

1. This element models the behavior of the charge pump device.
2. Let the first input signal be  $V_{up}^{(t)}$ , the second input signal be  $V_{down}^{(t)}$ , and the output signal be  $V_{out}^{(t)}$ , the output signal is calculated like this:

$$V_{out}(t) = (I_{up}V_{up}(t) - I_{down}V_{down}(t) + I_{trickle} + I_{noise}) \cdot R_{out}$$

3. In the above equation, the term  $I_{noise}$  is formed by two parts: one part is the noise on the trickle current, the other part is the noise either on the up current or on the down current depending on which one is active at that time instance. The user has the option to deactivate the noise for the three noise sources, if any of the noise sources is deactivated, no noise is generated for that source. Note that noise simulation is expensive, turning off the noise option speeds up the simulation.
4. In general, for typical PLL applications, the two input impedances should be set to default (INF), and the output impedance should be set to a large value, normally 1e10 is good enough.

## Netlist Form


```
ACPUMP:Name n1 n2 n3 nexsys_component=CPUMP [I_UP=val]
[UP_NFLOOR=val] [UP_FC=val] +[UP_NOISE=val] [I_DOWN=val]
[DOWN_NFLOOR=val] [DOWN_FC=val] +[DOWN_NOISE=val]
[STARTTIME=val] [STOPTIME=val] +[I_TRICKLE=val]
[TRICKLE_NFLOOR=val] [TRICKLE_FC=val] +[TRICKLE_NOISE=val]
[SEED=val] [RIN1=val] [RIN2=val] +[ROUT=val]
```

## Netlist Example

```
ACPUMP:1 1 2 3 nexsys_component=CPUMP IUP=160uA IDOWN=160uA
ITRICKLE=40uA FC=1000Hz
```



## Frequency Divider (FREQDIV)



Property	Description	Units	Default	Range/Type
<b>N</b>	Frequency Division Factor	None	1	(0, Inf)/Integer
<b>SEED</b>	Random seed	None	0	[0, Inf)/Integer
<b>FLOOR</b>	Noise floor in dB	None	-500	(-Inf, Inf)/Real
<b>FLICKER</b>	Divider flicker corner frequency	Hz	10000	(0, Inf)/Real
<b>NOISEON</b>	Noise: 1 for ON, 0 for OFF	None	1	[0, 1]/Integer
<b>WAVETYPE</b>	Incoming signal waveform type: 0 for sinusoid, 1 for sawtooth	None	0	[0, 1]/Integer
<b>VPIN</b>	Incoming signal peak voltage value (valid for sawtooth option)	Volt	1	(0, Inf)/Real
<b>RIN</b>	Input impedance	Ohm	Inf	(0, Inf]/Real
<b>ROUT</b>	Output impedance	Ohm	0	[0, Inf)/Real
<b>Ports</b>				
<b>Input</b>	Input signal (complex)			
<b>Output</b>	Output signal (complex)			

### Notes

1. This component models the frequency divider device. The division ratio is determined by the parameter N.
2. The input signal can be either of base-band sawtooth waveforms or envelope signals. When it is a sawtooth input signal, the user has to specify the corresponding peak voltage value "VPIN" of the incoming signal to make the model behave properly.
3. The parameters "FLOOR" and "FLICKER" are used to specify the noise characteristic of the divider device. When not needed, the noise simulation should be deactivated by

setting “NOISEON” to 0, this normally speeds up the simulation since it is expensive to simulate noise statistically.

4. In typical PLL applications, this model is used together with the reference oscillator to divide down the reference frequency (called R divider). Note, however, that using this component as a reference divider requires the use of base-band sawtooth waveforms.


### Netlist Form

```
AFREQDIV:Name n1 n2 N=val nexsys_component=FREQDIV [SEED=val]
+ [FLOOR=val] [FLICKER=val] [NOISEON=val] [WAVETYPE=val] [VPIN=val]
[RIN=val]
+ [ROUT=val]
```

### Netlist Example

```
AFREQDIV:1 1 2 nexsys_component=FREQDIV N=10 FLOOR=-160dB
FLICKER=15000Hz WAVETYPE=1
```

## Tri-State Phase Frequency Detector (PFDET)



Property	Description	Units	Default	Range/Type
<b>VLin</b>	Input low voltage level	Volt	0	(-Inf, Inf)/Real
<b>VHin</b>	Input high voltage level	Volt	1	(-Inf, Inf)/Real
<b>VLout</b>	Output low voltage level	Volt	0	(-Inf, Inf)/Real
<b>VHout</b>	Output high voltage level	Volt	1	(-Inf, Inf)/Real
<b>AMMOD</b>	Amplitude modulation: 0: Without modulation 1: With modulation	None	0	[0, 1]/Integer
<b>NC</b>	Noise constant in dB	dB	-500	(-Inf, Inf)/Real
<b>Fr</b>	Reference frequency	Hz	1	(0, Inf)/Real
<b>Seed</b>	Random seed	None	0	[0, Inf]/Integer
<b>NoiseOn</b>	Noise: 1 for On, 0 for Off	None	1	[0, 1]/Integer
<b>RIN1</b>	Input1 impedance	Ohm	Inf	(0, Inf]/Real
<b>RIN2</b>	Input2 impedance	Ohm	Inf	(0, Inf]/Real
<b>ROUT1</b>	Output1 impedance	Ohm	0	[0, Inf)/Real
<b>ROUT2</b>	Output2 impedance	Ohm	0	[0, Inf)/Real
<b>Ports</b>				
<b>Input1</b>	Input1 signal (real)			
<b>Input2</b>	Input2 signal (real)			
<b>Output1</b>	Output1 signal (real)			
<b>Output2</b>	Output2 signal (real)			

### Notes

1. This element models the digital behavior of common D flip-flop type tri-state phase-frequency detectors often used in phase-locked loops.
2. The parameters VLin and VHin define the voltage level of the input signal. If an input signal is below VLin, it is limited to VLin. If the signal is higher than VHin, it is assumed to be VHin. The output level is set by VLout and VHout in a similar fashion.
3. The threshold at which the phase detector is triggered is determined by  $(VLin + VHin)/2$ .
4. This model can handle any type of input signals. The two inputs are usually from a reference oscillator and a divided VCO signal for phase-locked-loop applications.
5. In order to avoid large amount of time jitter and phase noise that is normally be introduced by not using a high enough sampling rate (higher sampling rate means slower simulation), the two output signals can be chosen to be amplitude modulated by setting AMMOD to 1. The so-called amplitude modulation works as follows: if based on the threshold-crossing line, the pulse width should be 1ms but the simulation timestep is 100ms, the output amplitude or that timestep is 1% of the VHout value. In detecting the pulse width, linear interpolation is used. Therefore, sawtooth waveforms are recommended.
6. The power spectrum of the noise contribution follows the equation  $L = Nc + 10\log(F_r)$  [1], where  $F_r$  is the reference frequency in PLL applications and  $Nc$  is a constant that is equivalent to the phase frequency detector noise with  $F_r = 1\text{Hz}$ .
7. When the parameter **NoiseOn** is set to 1, noise is simulated. Otherwise, noise is not incorporated.

### Netlist Form

```
APFDET:Name n1 n2 n3 n4 nexsys_component=PFDET VLin=val  
VHin=val VLout=val VHout=val
```

```
+ [AMMOD=Val] [Nc=Val] [Fr=Val] [Seed=Val] [RIN1=Val]  
+ [RIN2=Val] [ROUT1=Val] [ROUT2=Val]
```

### Netlist Example

```
APFDET:1 1 2 3 4 nexsys_component=PFDET VLin=-1 VHin=1 VLout=0 VHout=1
```

### References

1. Ulrich L. Rohde, David P. Newkirk, "RF/Microwave Circuit Design for Wireless Applications."

## Voltage Controlled Oscillator (VCO)



Property	Description	Units	Default	Range/Type
<b>FLO</b>	Center frequency	MHz	800	(0, Inf)/Real
<b>FC</b>	Flicker frequency of the semiconductor	Hz	1000	(0, Inf)/Real
<b>QLOAD</b>	Loaded Q of the tuned circuit	None	200	(0, Inf)/Real
<b>F</b>	Noise factor	None	10	(0, Inf)/Real
<b>NOISEON</b>	Noise: 1 for On, 0 for Off	None	1	[0, 1]/Integer
<b>DivNoiseOn</b>	Divider noise: 1 for On, 0 for Off	None	1	[0, 1]/Integer
<b>VcoNoiseOn</b>	Vco noise: 1 for On, 0 for Off	None	1	[0, 1]/Integer
<b>FM1...n</b>	Frequency offset	Hz	100	(0, Inf)/Real
<b>SBN1...n</b>	Sideband noise in dB at frequency offset	dB	-80	(-Inf, 0)/Real
<b>FILE</b>	Filename for FM, SBN data	None	<Project>	String
<b>PSAV</b>	Average available power	dBm	0	[0, Inf)/Real
<b>R</b>	Equivalent noise resistance of tuning diode	Ohm	5000	(0, Inf)/Real
<b>K</b>	Oscillator voltage gain	Hz/V	1000	(0, Inf)/Real
<b>T</b>	Temperature	Cel	27	(0, Inf)/Real
<b>FDEV</b>	Maximum phase noise frequency offset from carrier	Hz	100	(0, Inf)/Real
<b>Seed</b>	Random seed	None	0	[0, Inf)/Integer
<b>Wavetype</b>	Output wave type 0: Sinusoid 1: Sawtooth	None	0	[0, 1]/Integer
<b>RIN</b>	Input impedance	Ohm	Inf	(0, Inf)/Real
<b>ROUT</b>	Output impedance	Ohm	50	[0, Inf)/Real
<b>Ports</b>				
<b>Input</b>	Input signal (complex)			

<b>Output</b>	Output signal (complex)
---------------	-------------------------

### Notes

1. This is a Voltage Controlled Oscillator model. It can either output sinusoidal signal or sawtooth signal depending on how the parameter "WAVETYPE" is set.
2. Suppose the output waveform is sinusoid, the relationship between the input and the output is then given by

$$V_{out}(t) = A \cos(2\pi f_0 t + \theta(t))$$

where  $A = \sqrt{4R_{out}P_{sav}}$  for envelope analysis, or  $A = \sqrt{8R_{out}P_{sav}}$  for instantaneous

analysis, and  $\theta(t) = \theta_n(t) + 2\pi K \int_0^t V_{in}(\tau) d\tau$ ,  $\theta_n(t)$  is the random phase component at time  $t$ .

3. If the user sets the output waveform option to be sawtooth, then sawtooth signal is sent to the output with the peak value "A" and the same phase information as the sinusoidal option.
4. The indexed parameters "FM" and "SBN" allow the user to specify measured noise data. When measured noise data is provided, the model ignores the parameters QLOAD, F, R, FC.
5. The "FILE" parameter identifies a data file for the phase noise parameters FM and SBN. The file name must have a .dsp extension, and must be in DSP format:

xy

fm1 sbn1

...

fmN sbnN

Where the first column is the frequency offset in Hz and the second column is the sideband noise in dB. For example:

xy

100 -80

1000 -90

...

If a valid “FILE” parameter is present, the data on the file is used and the corresponding “FM” and “SBN” parameters in the netlist is ignored. Any “FM” and “SBN” parameters in the netlist that are not also defined in the data file is used.

6. When the parameter “VcoNoiseOn” is set to 1, VCO noise is simulated. Otherwise, VCO noise is not incorporated in the simulation. The same happens to the divider noise. Note that noise simulation is expensive, so when it is not needed, the two parameters should be activated.
7. The power spectral density for this random phase noise process is given by [1]

$$L(F_m) = 10\log\left\{\left[1 + \frac{f_b^2}{(2f_m Q_{load})^2}\right]\left(1 + \frac{f_c}{f_m} \frac{FkT}{2P_{sav}} + \frac{2kTRK^2}{f_m^2}\right)\right\}$$

A random phase noise process  $\theta_n(t)$  is generated by filtering a white Gaussian random sequence through a filter with a frequency response  $H(f_m)$ , where  $H(f_m) = \sqrt{L(f_m)}$  with  $1 \leq f_m \leq FDEV$

If required, linear interpolation is applied in the time domain on the generated phase noise process  $\theta_n(t)$  to ensure it has the same sampling rate as that of the input signal. In general, the random phase noise process  $\theta_n(t)$  is a slowly time-varying process.

8. To avoid aliasing the VCO output signal, the simulation sample rate should be set to twice the maximum swing of the VCO. This swing is based on the Oscillator Voltage Gain parameter [K] and the maximum allowed tuning voltage of the design.

$$SampleRate = 2 \times V_{max} \times K$$

The VCO output must be a complex envelope signal so you have to also have to ensure your sample rate is less than twice your VCO center frequency [FLO]. In general, your sample rate should be in the range of:

$$10 \times FREF < SampleRate < \min\{2 \times FLO, 2 \times V_{max} \times K\}$$

If you are limited by the FLO parameter, you are not able to simulate the high-end of your tuning voltage range.

### Netlist Form

```
AVCO:Name n1 n2 nexsys_component=VCO FLO=val [FC=val]
[QLOAD=val] [F=val]
+ [PSAV=val] [R=val] K=val T=val [FDEV=val] [Seed=val]
+[DivNoiseOn=val] [VcoNoiseOn=val] [FM1..n=val] [SBN1..n=val]
[FILE='filename']
+ [Wavetype=val] [Rin=Val] [Rout=Val]
```

### Netlist Example


```
AVCO:1 1 2 nexsys_component=VCO FLO=800MHZ FC=1KHZ QLOAD=200 F=10
PSAV=0dBm
+ R=5000OH K=1000 T=300DEG FDEV=100KHZ
```

### References

1. Ulrich L. Rohde, J. Whitaker, and T.T.N. Bucher, *Communications Receivers*. McGraw-Hill, 1996.



## Voltage Controlled Oscillator with Frequency Divider (VCODIVBYN)



Property	Description	Units	Default	Range/Type
<b>FLO</b>	Center frequency	MHz	800	(0,Inf)/Real
<b>FC</b>	Flicker frequency of the semiconductor	Hz	1000	(0,Inf)/Real
<b>QLOAD</b>	Loaded Q of the tuned circuit	None	200	(0,Inf)/Real
<b>F</b>	Noise factor	None	10	(0,Inf)/Real
<b>PSAV</b>	Average available power	dBm	0	[0,Inf)/Real
<b>R</b>	Noise resistance of tuning diode	Ohm	5000	(0,Inf)/Real
<b>K</b>	Nominal oscillator voltage gain	None	1000	(0,Inf)/Real
<b>T</b>	Temperature	Cel	27	(0,Inf)/Real
<b>SEED</b>	Random seed	None	0	[0,Inf)/Integer
<b>N</b>	Frequency division factor	None	1	(0,Inf)/Integer
<b>DivNoiseOn</b>	Divider noise: 1 for On, 0 for Off	None	1	[0,1]/Integer
<b>VcoNoiseOn</b>	Vco noise: 1 for On, 0 for Off	None	1	[0, 1]/Integer
<b>WAVETYPE</b>	Output waveform type 0: sinusoid 1: sawtooth	None	0	[0, 1]/Integer
<b>DIV_FLOOR</b>	Divider noise floor in dB	None	-500	(-Inf, Inf)/Real
<b>DIV_FC</b>	Divider flicker corner frequency	Hz	10000	(0, Inf)/Real
<b>FM1...n</b>	Frequency offset	Hz	100	(0,Inf)/Real
<b>SBN1...n</b>	Sideband noise in dB at frequency offset	dB	-80	(-Inf,0)/Real
<b>FILE</b>	Filename for FM, SBN data	None	<Project>	String
<b>TSTART</b>	Time instance to start measuring phase noise	Sec	0	[0,Inf)/Real
<b>FRACTION</b>	Division fraction of fractional-N synthesizer (for phase noise measurement use)	None	0	[0,1)/Real
<b>FREF</b>	Reference frequency (for phase noise	Hz	1000	(0, Inf)/Real

	measurement use)			
<b>V_1...n</b>	Voltage data point	Volt	0	(0, Inf)/Real
<b>K_1...n</b>	Oscillator voltage gain at voltage data point	None	0	(0, Inf)/Real
<b>Rin1</b>	Input1 impedance	Ohm	Inf	(0,Inf]/Real
<b>Rin2</b>	Input2 impedance	Ohm	Inf	(0,Inf]/Real
<b>Rout1</b>	Output1 impedance	Ohm	50	[0, Inf)/Real
<b>Rout2</b>	Output2 impedance	Ohm	0	[0, Inf)/Real
<b>Rout3</b>	Output3 impedance	Ohm	0	[0, Inf)/Real
<b>Ports</b>				
<b>Input1</b>	Input1 signal (complex)			
<b>Input2</b>	Input2 signal (real, optional)			
<b>Output1</b>	Output1 signal (complex)			
<b>Output2</b>	Output2 signal (complex, optional)			
<b>Output3</b>	Output3 signal (real, optional)			

**Notes**

1. This model combines the voltage controlled oscillator with the frequency divider.
2. The pin assignment is as follows: the first input is the tuning voltage signal; the second input (optional, can be left open) is the instant division factor variation  $d/N$ ; the first output is the divided VCO output; the second output (optional, can be left open) is the undivided VCO output; the third output is the phase noise output, it is optional also.
3. The sawtooth waveform type option is valid for baseband output signal only. If the option is set to be sawtooth when the actual signal is a bandpass signal, no action is taken.
4. The parameter "DIV\_FLOOR" allows the user to specify noise floor due to the frequency divider.
5. The indexed parameters "FM" and "SBN" allow the user to specify measured noise data. When measured noise data is provided, the model ignores the parameters QLOAD, F, R, FC.
6. The "FILE" parameter identifies a data file for the phase noise parameters FM and SBN. The file name must have a .dsp extension, and must be in DSP format:

*xy*

*fm1 sbn1*

...

*fmN sbnN*

Where the first column is the frequency offset in Hz and the second column is the sideband noise in dB. For example:

```
xy
100 -80
1000 -90
...
```

If a valid "FILE" parameter is present, the data on the file is used and the corresponding "FM" and "SBN" parameters in the netlist is ignored. Any "FM" and "SBN" parameters in the netlist that are not also defined in the data file is used.

7. When the parameter "VcoNoiseOn" is set to 1, VCO noise is simulated. Otherwise, VCO noise is not incorporated in the simulation. The same happens to the divider noise. Note that noise simulation is expensive, so when it is not needed, the two parameters should be activated.
8. Parameters "TSTART", "FRACTION", and "FREF" are used to directly output phase noise data on the third output port. TSTART should be set to a value after the PLL has locked on; this ensures that only steady-state phase noise samples are sent to the phase noise probe. FRACTION is the fractional portion of the steady-state divide-ratio, and should be set to 0 for integer-N PLL designs. Finally, FREF should be set to the reference or comparison frequency that feeds the phase detector. If choose to use this model without the divider, you must set N equal to 1 and set FREF equal to FLO (Free-running VCO frequency).
9. Assume the output waveform type is set to be sinusoid. Let the signal on the first input be  $V_{in}(t)$ , and the signal on the second input be  $dN(t)$ . The relationship between the inputs and the outputs is given by

$$V_{out1}(t) = A(t) \cos\left(2\pi \frac{f_c}{N + dN(t)} t + \frac{\theta(t)}{N + dN(t)}\right)$$

$$V_{out2}(t) = A(t) \cos(2\pi f_{lo} t + \theta(t))$$

Here,  $A = \sqrt{4R_{out1}P_{sav}}$  for envelope analysis

or  $A = \sqrt{8R_{out1}P_{sav}}$  for instantaneous analysis, and

$\theta(t) = \theta_n(t) + 2\pi K \int_0^t V_{in}(\tau) d\tau$ ,  $\theta_n(t)$  is the random phase noise process, with the power spectral density [1]:

$$L(F_m) = 10 \log \left\{ \left[ 1 + \frac{f_b^2}{(2f_m q_{load})^2} \right] \left( 1 + \frac{f_c}{f_m} \frac{FkT}{2p_{sav}} + \frac{2kTRK^2}{f_m^2} \right) \right\}$$

A random phase noise process  $\theta_n(t)$  is generated by filtering a white Gaussian random sequence

through a filter with a frequency response  $H(f_m)$ , where  $H(f_m) = \sqrt{L(f_m)}$

In general, the random phase noise process  $\theta_n(t)$  is a slowly time-varying process.

9. If the user sets the output waveform option to be sawtooth, then sawtooth signal is sent to the output with the peak value “A” and the same phase information as the sinusoidal option.

10. If the user supplies the measured V-K data pair, that is the voltage and oscillator voltage gain pair, the tuning sensitivity is based on the dataset instead of the nominal oscillator voltage gain. At the same time, the K value in the noise spectrum calculation is the average of the supplied measured K values instead of the nominal value. Note that when supplying the V-K pairs, V should be in ascending order. Also, if the actual tuning voltage is smaller than V\_1, then K\_1 is used; if the actual tuning voltage is larger than V\_n, then K\_n is used.

11. An example using the VCODIVBYN in a fractional-N synthesizer design is provided with **Electronics Desktop**. Use the **File** menu to open *InstallDirectory/Examples/System/Motorola\_Fractional\_Synthesizer.adsn*. *InstallDirectory* is the directory where **Electronics Desktop** is installed. See the References under this topic for a paper describing this design and how it was simulated in **Electronics Desktop**.

12. To avoid aliasing the VCO output signal, the simulation sample rate should be set to twice the maximum swing of the VCO. This swing is based on the Oscillator Voltage Gain parameter [K] and the maximum allowed tuning voltage of the design.

$$SampleRate = 2 \times V_{max} \times K$$

The VCO output must be a complex envelope signal so you have to also have to ensure your sample rate is less than twice your VCO center frequency [FLO]. In general, your sample rate should be in the range of:

$$10 \times FREF < SampleRate < \min \{2 \times FLO, 2 \times V_{max} \times K\}$$

If you are limited by the FLO parameter, you are not able to simulate the high-end of your tuning voltage range.

### Netlist Form

```
AVCODIVBYN:Name n1 n2 n3 n4 n5 nexsys_component=VCODIVBYN
FLO=val [FC=val] [QLOAD=val]
+[F=val] [PSAV=val] [R=val] K=val T=val [SEED=val] [N=val]
+[DivNoiseOn=val] [VcoNoiseOn=val] [WAVETYPE=val]
+[DIV_FLOOR=val] [FM1..n=val] [SBN1..n=val] [FILE='filename']
+[TSTART=val] [FRACTION=val] [FREF=val]
+ [RIN1=val] [RIN2=val] [ROUT1=val] [ROUT2=val] [ROUT3=val]
```

### Netlist Example

```
AVCODIVBYN:1 1 2 3 4 5 nexsys_component=VCODIVBYN FLO=800MHZ
FC=1KHZ QLOAD=200 F=10
+ PSAV=0dbm R=5000OH K=1e6 T=290Kel
```

### References


- [1] Wael Al-Qaq, JianHua Gu, William J. Martin, and Jeffrey L. Cutcher, "Fast and Accurate Fractional-N Synthesizer Simulation Using Ansoft Designer™", Motorola, Inc., Copyright 2004.
- [2] Ulrich L. Rohde, J. Whitaker, and T.T.N. Bucher, *Communications Receivers*, McGraw-Hill, 1996.

## IEEE802dot11a

This topic describes the following System components:

- ["Baseband Transmitter \(BTX11A\)"](#) on the facing page
- ["Convolutional Encoder, 802.11a \(COD11A\)"](#) on page 38-257
- ["CP Addition, 802.11a \(CPADD11A\)"](#) on page 38-259
- ["CP Removal, 802.11a \(CPRM11A\)"](#) on page 38-261
- ["Deinterleaver, 802.11a \(DEILV11A\)"](#) on page 38-263
- ["Demodulator, 802.11a \(DEMOM11A\)"](#) on page 38-266
- ["Depadder, 802.11a \(DPAD11A\)"](#) on page 38-268
- ["Depuncturer, 802.11a \(DPUNC11A\)"](#) on page 38-270
- ["Descrambler, 802.11a \(DSCRM11A\)"](#) on page 38-273
- ["FFT, 802.11a \(FFT11A\)"](#) on page 38-275
- ["IFFT, 802.11a \(IFFT11A\)"](#) on page 38-277
- ["Interleaver, 802.11a \(INTLV11A\)"](#) on page 38-279
- ["Modulator, 802.11a \(MOD11A\)"](#) on page 38-282
- ["Padder, 802.11a \(PAD11A\)"](#) on page 38-286
- ["PPDU Frame Former, 802.11a \(PFORM11A\)"](#) on page 38-290
- ["Pilot Addition, 802.11a \(PLTADD11A\)"](#) on page 38-292
- ["Pilot Removal, 802.11a \(PLTRM11A\)"](#) on page 38-295
- ["Preamble Generator, 802.11a \(PREAM11A\)"](#) on page 38-296
- ["PSDU Generator, 802.11a \(PSDU11A\)"](#) on page 38-299
- ["PSDU Generator with External File, 802.11a \(PSDUF11A\)"](#) on page 38-301
- ["Puncturer, 802.11a \(PUNC11A\)"](#) on page 38-304
- ["Scrambler, 802.11a \(SCRM11A\)"](#) on page 38-307
- ["Signal Field Bits Generator, 802.11a \(SIG11A\)"](#) on page 38-310
- ["Viterbi Decoder, 802.11a \(VDEC11A\)"](#) on page 38-313

## Baseband Transmitter (BTX11A)



Property	Description	Units	Default	Range/Type
<b>MODULATION</b>	Modulation type	None	2	[0, 3]/Integer
<b>CODING</b>	Coding Rate	None	2	[0, 2]/Integer
<b>LENGTH</b>	Length of PSDU (number of octets)	None	100	[1, 4095]/Integer
<b>S0</b>	Initial state for scrambling in decimal value	None	93	[0, 127]/Integer
<b>RIN</b>	Input impedance	Ohm	Inf	(0, Inf]/Real
<b>ROUT</b>	Output impedance	Ohm	0	[0, Inf)/Real
<b>Ports</b>				
<b>Input</b>	PSDU bit stream (integer)			
<b>Output</b>	PSDU frame (complex)			

### Limits

$Modulation = \begin{cases} 0 & \text{BPSK} \\ 1 & \text{QPSK} \\ 2 & \text{16-QAM} \\ 3 & \text{64-QAM} \end{cases}$

$Coding = \begin{cases} 0 & \text{Coding Rate} = 1/2 \\ 1 & \text{Coding Rate} = 2/3 \\ 2 & \text{Coding Rate} = 3/4 \end{cases}$

**Notes**

1. This model is a high level component of the IEEE 802.11a baseband transmitter. The block diagram of this model is shown in Fig. 1, which does not include PSDU Generator. For some details, please refer to the related models.




Fig.1 Block diagram of the IEEE 802.11a baseband transmitter

**Notes**

APAD11A:5\_a n1 inet\_0 nexsys\_component=PAD11A MODULATION=2  
CODING=2 LENGTH=val RIN=val

ASCRM11A:5\_b inet\_0 inet\_1 nexsys\_component=SCRM11A  
MODULATION=2 CODING=2 LENGTH=val S0=val

ACOD11A:5\_c inet\_1 inet\_2 nexsys\_component=COD11A PURPOSE=1  
MODULATION=2 CODING=2 LENGTH=val

APUNC11A:5\_d inet\_2 inet\_3 nexsys\_component=PUNC11A CODING=2

AINTLV11A:5\_e inet\_3 inet\_4 nexsys\_component=INTLV11A  
MODULATION=2

AMOD11A:5\_f inet\_4 inet\_5 nexsys\_component=MOD11A MODULATION=2

APLTADD11A:5\_g inet\_5 inet\_6 nexsys\_component=PLTADD11A  
PURPOSE=1 MODULATION=2 CODING=2 LENGTH=val

AIFFT11A:5\_h inet\_6 inet\_7 nexsys\_component=IFFT11A



---

```
ACPADD11A:5_i inet_7 inet_8 nexsys_component=CPADD11A PURPOSE=1  
MODULATION=2 CODING=2 LENGTH=val
```

```
ASIG11A:5_j inet_9 nexsys_component=SIG11A MODULATION=2  
CODING=2 LENGTH=val
```

```
ACOD11B:5_k inet_9 inet_10 nexsys_component=COD11A PURPOSE=0  
MODULATION=0 CODING=0
```

```
AINTLV11A:5_l inet_10 inet_11 nexsys_component=INTLV11A  
MODULATION=0
```

```
AMOD11A:5_m inet_11 inet_12 nexsys_component=MOD11A  
MODULATION=0
```

```
APLTADD11A:5_n inet_12 inet_13 nexsys_component=PLTADD11A  
PURPOSE=0 MODULATION=0 CODING=0 LENGTH=val
```

```
AIFFT11A:5_o inet_13 inet_14 nexsys_component=IFFT11A
```

```
ACPADD11A:5_p inet_14 inet_15 nexsys_component=CPADD11A  
PURPOSE=0 MODULATION=0 CODING=0 LENGTH=100
```

```
APREAM11A:5_q inet_16 nexsys_component=PREAM11A
```

```
APFORM11A:5_r inet_16 inet_15 inet_8 n2  
nexsys_component=PFORM11A MODULATION=2 CODING=2 LENGTH=val  
ROUT=val
```

### Netlist Example

```
APAD11A:5_a Port1 inet_0 nexsys_component=PAD11A MODULATION=2  
CODING=2 LENGTH=100 RIN=1000000000
```

```
ASCRM11A:5_b inet_0 inet_1 nexsys_component=SCRM11A  
MODULATION=2 CODING=2 LENGTH=100
```

```
ACOD11A:5_c inet_1 inet_2 nexsys_component=COD11A PURPOSE=1  
MODULATION=2 CODING=2 LENGTH=100
```

```
APUNC11A:5_d inet_2 inet_3 nexsys_component=PUNC11A CODING=2
```

```
AINTLV11A:5_e inet_3 inet_4 nexsys_component=INTLV11A  
MODULATION=2
```

```
AMOD11A:5_f inet_4 inet_5 nexsys_component=MOD11A MODULATION=2
```

```
APLTADD11A:5_g inet_5 inet_6 nexsys_component=PLTADD11A  
PURPOSE=1 MODULATION=2 CODING=2 LENGTH=100
```

```
AIFFT11A:5_h inet_6 inet_7 nexsys_component=IFFT11A
```

ACPADD11A:5\_i inet\_7 inet\_8 nexsys\_component=CPADD11A PURPOSE=1  
MODULATION=2 CODING=2 LENGTH=100

ASIG11A:5\_j inet\_9 nexsys\_component=SIG11A MODULATION=2  
CODING=2 LENGTH=100

ACOD11B:5\_k inet\_9 inet\_10 nexsys\_component=COD11A PURPOSE=0  
MODULATION=0 CODING=0

AINTLV11A:5\_l inet\_10 inet\_11 nexsys\_component=INTLV11A  
MODULATION=0

AMOD11A:5\_m inet\_11 inet\_12 nexsys\_component=MOD11A  
MODULATION=0

APLTADD11A:5\_n inet\_12 inet\_13 nexsys\_component=PLTADD11A  
PURPOSE=0 MODULATION=0 CODING=0 LENGTH=100

AIFFT11A:5\_o inet\_13 inet\_14 nexsys\_component=IFFT11A

ACPADD11A:5\_p inet\_14 inet\_15 nexsys\_component=CPADD11A  
PURPOSE=0 MODULATION=0 CODING=0 LENGTH=100


APREAM11A:5\_q inet\_16 nexsys\_component=PREAM11A

APFORM11A:5\_r inet\_16 inet\_15 inet\_8 Port2  
nexsys\_component=PFORM11A MODULATION=2 CODING=2 LENGTH=100  
ROUT=1e-009

### References

1. IEEE Std 802.11a, Part 11: "Wireless LAN Medium Access Control (MAC) and Physical Layer (PHY) specifications: High-speed Physical Layer in the 5 GHz Band," ISO/IEC 8802-11:1999/Amd 1:2000(E).

## Convolutional Encoder, 802.11a (COD11A)



Property	Description	Units	Default	Range/Type
<b>PURPOSE</b>	Signal field {0}, DATA field {1}	None	1	[0, 1]/Integer
<b>MODULATION</b>	Modulation Type	None	0	[0, 3]/Integer
<b>CODING</b>	Coding Rate type	None	0	[0, 2]/Integer
<b>LENGTH</b>	Length of PSDU (number of octets)	None	100	[1, 4095]/Integer
<b>RIN</b>	Input impedance	Ohm	Inf	(0, Inf]/Real
<b>ROUT</b>	Output impedance	Ohm	0	[0, Inf)/Real
<b>Ports</b>				
<b>Input</b>	Bits before encoding (integer)			
<b>Output</b>	Bits after encoding (integer)			

### Limits

$Modulation = \begin{cases} 0 & \text{BPSK} \\ 1 & \text{QPSK} \\ 2 & \text{16-QAM} \\ 3 & \text{64-QAM} \end{cases}$

$Coding = \begin{cases} 0 & \text{Coding Rate} = 1/2 \\ 1 & \text{Coding Rate} = 2/3 \\ 2 & \text{Coding Rate} = 3/4 \end{cases}$

### Notes

1. This model can be used to encode the DATA field and SIGNAL field according to IEEE 802.11a standard.
2. The convolutional encoder uses the industry-standard generator polynomials,  $g_d = 133$  and  $g_l = 171$ , of rate  $R = 1/2$ , as shown in Fig.1. The bit denoted as “A” is output on the encoder before the bit denoted as “B.”
3. The initial state of convolutional encoder is set to “all zero.” When the next DATA field arrives, the initial state of convolutional encoder is reset to “all zero”. The number of bits of DATA field,  $N_{Data}$ , can be determined by the three parameters, Modulation, Coding, and Length. For the calculation of  $N_{Data}$ , please refer to the PAD11A model.




Fig.1 Convolutional encoder

### Netlist Form

```
ACOD11A:NAME n1 n2 nexsys_component=COD11A [PURPOSE =val]
[MODULATION =val]
+ [CODING =val] [LENGTH =val] [RIN=val] [ROUT=val]
```


### Netlist Example

```
ACOD11A:1 1 2 nexsys_component=COD11A MODULATION = 2 CODING= 2
LENGTH = 100
```

### References

1. IEEE Std 802.11a, Part 11: “Wireless LAN Medium Access Control (MAC) and Physical Layer (PHY) specifications: High-speed Physical Layer in the 5 GHz Band,” ISO/IEC 8802-11:1999/Amd 1:2000(E).
2. J. Terry and J. Heiskala, Proakis, *OFDM Wireless LANs: A Theoretical and Practical Guide*, Sams Publishing, 2002.
3. J. G. Proakis, *Digital Communications*, McGraw-Hill, 2001.

## CP Addition, 802.11a (CPADD11A)



Property	Description	Units	Default	Range/Type
<b>PURPOSE</b>	SIGNAL field {0} DATA field {1}	None	1	[0, 1]/Integer
<b>MODULATION</b>	Modulation Type	None	0	[0, 3]/Integer
<b>CODING</b>	Coding Rate Type	None	0	[0, 2]/Integer
<b>LENGTH</b>	Length of PSDU (number of octets)	None	100	[1, 4095]/Integer
<b>RIN</b>	Input impedance	Ohm	Inf	(0, Inf]/Real
<b>ROUT</b>	Output impedance	Ohm	0	[0, Inf)/Real
<b>Ports</b>				
<b>Input</b>	Signal before cyclic prefix addition (complex)			
<b>Output</b>	Signal after cyclic prefix addition (complex)			

### Limits

$Modulation = \begin{cases} 0 & \text{BPSK} \\ 1 & \text{QPSK} \\ 2 & \text{16-QAM} \\ 3 & \text{64-QAM} \end{cases}$

$Coding = \begin{cases} 0 & \text{Coding Rate} = 1/2 \\ 1 & \text{Coding Rate} = 2/3 \\ 2 & \text{Coding Rate} = 3/4 \end{cases}$

### Notes

1. This model can be used to add cyclic prefix (CP) into the outputs of 64-point IFFT, according to *IEEE* 802.11a standard.
2. The input time domain signal  $x_0, \dots, 63$  are extended using cyclic prefix (CP) as follows:

$$y_k = \begin{cases} x_{k+64} & 0 \leq k \leq 15 \\ x_{k-16} & 16 \leq k \leq 79 \\ x_0 & k = 80 \end{cases} \quad (1)$$

, then multiplied with the window function

$$W(k) = \begin{cases} 0.5 & k = 0 \\ 1 & 1 \leq k \leq 79 \\ 0.5 & k = 80 \end{cases} \quad (2)$$

3. The time domain samples of SIGNAL field are appended with one sample overlap to the preamble. The time domain samples of the first DATA symbol are appended with one sample overlap to the SIGNAL field symbol. The symbols of DATA field are appended after the other with one sample overlap.

### Netlist Form

```
ACPADD11A:NAME n1 n2 nexsys_component=CPADD11A [PURPOSE =val]
[MODULATION =val]
+ [CODING =val] [LENGTH =val] [RIN=val] [ROUT=val]
```


### Netlist Example

```
ACPADD11A:1 1 2 nexsys_component=CPADD11A MODULATION = 2
CODING= 2 LENGTH = 100
```

### References

1. IEEE Std 802.11a, Part 11: "Wireless LAN Medium Access Control (MAC) and Physical Layer (PHY) specifications: High-speed Physical Layer in the 5 GHz Band," ISO/IEC 8802-11:1999/Amd 1:2000(E).
2. J. Terry and J. Heiskala, Proakis, *OFDM Wireless LANs: A Theoretical and Practical Guide*, Sams Publishing, 2002.

## CP Removal, 802.11a (CPRM11A)



Property	Description	Units	Default	Range/Type
<b>PURPOSE</b>	SIGNAL field {0} DATA field {1}	None	1	[0, 1]/Integer
<b>SOURCE</b>	Signal field/Data field {0} PPDU Frame {1}	None	0	[0, 1]/Integer
<b>MODULATION</b>	Modulation Type	None	0	[0, 3]/Integer
<b>CODING</b>	Coding Rate Type	None	0	[0, 2]/Integer
<b>LENGTH</b>	Length of PSDU (number of octets)	None	100	[1, 4095]/Integer
<b>RIN</b>	Input impedance	Ohm	Inf	(0, Inf]/Real
<b>ROUT</b>	Output impedance	Ohm	0	[0, Inf]/Real
<b>Ports</b>				
<b>Input</b>	Signal before cyclic prefix removed (complex)			
<b>Output</b>	Signal after cyclic prefix removed (complex)			

### Limits

$$\text{Modulation} = \begin{cases} 0 & \text{BPSK} \\ 1 & \text{QPSK} \\ 2 & \text{16-QAM} \\ 3 & \text{64-QAM} \end{cases}$$

$$\text{Coding} = \begin{cases} 0 & \text{Coding Rate} = 1/2 \\ 1 & \text{Coding Rate} = 2/3 \\ 2 & \text{Coding Rate} = 3/4 \end{cases}$$

## Notes

1. This model can be used to remove the symbol cyclic prefix (CP) that the **cpadd11a** model added to the outputs of 64-point IFFT, according to *IEEE 802.11a* standard. For details, please refer to the **cpadd11a** model.
2. It should be noted that if the parameter Source is set to SIGNAL field/DATA field {0}, the input of the model is connected to the output of the **cpadd11a** model. If Source is set to PPDU Frame {1}, the input of the model should be connected to the output of the **pform11a** model. the **cprm11a** model extracts SIGNAL field or DATA field on the PPDU frame, which depends on the parameter Purpose.
3. Fig.1 shows a block diagram of the IEEE 802.11a baseband receiver (basic components).




Fig. 1 Block diagram of the IEEE 802.11a baseband receiver (basic components)

## Netlist Form

```

ACPRM11A:NAME n1 n2 nexsys_component=CPRM11A [PURPOSE =val]
[SOURCE =val]
+ [MODULATION =val] [CODING =val]
+ [LENGTH =val] [RIN=val]
+ [ROUT=val]
  
```

## Netlist Example

```

ACPRM11A:1 1 2 nexsys_component=CPRM11A MODULATION = 2 CODING=
2 LENGTH = 100
  
```

## References

1. IEEE Std 802.11a, Part 11: "Wireless LAN Medium Access Control (MAC) and Physical Layer (PHY) specifications: High-speed Physical Layer in the 5 GHz Band," ISO/IEC 8802-11:1999/Amd 1:2000(E).
2. J. Terry and J. Heiskala, Proakis, *OFDM Wireless LANs: A Theoretical and Practical Guide*, Sams Publishing, 2002.



## Deinterleaver, 802.11a (DEILV11A)



Property	Description	Units	Default	Range/Type
<b>MODULATION</b>	Modulation type	None	0	[0,3]/Integer
<b>RIN</b>	Input impedance	Ohm	Inf	(0, Inf]/Real
<b>ROUT</b>	Output impedance	Ohm	0	[0, Inf)/Real
<b>Ports</b>				
<b>Input</b>	Bits before deinterleaving (integer)			
<b>Output</b>	Bits after deinterleaving (integer)			

### Limits

$$Modulation = \begin{cases} 0 & \text{BPSK} \\ 1 & \text{QPSK} \\ 2 & \text{16-QAM} \\ 3 & \text{64-QAM} \end{cases}$$

### Notes

1. This model can be used for data deinterleaving, according to *IEEE* 802.11a standard.
2. All demodulated data bits is deinterleaved by a block deinterleaver with a block size corresponding to the number of bits in a single OFDM symbol,  $N_{CBPS}$ . The deinterleaver, which performs the inverse relation of the interleaver, is also defined by a two-step permutation.
3. Denote by  $J$  the index of the original received bit before the first permutation;  $i$  is the index after the first and before the second permutation, and  $k$  is the index after the second permutation, just prior to delivering the coded bits to the convolutional (Viterbi) decoder. The first permutation is defined by the rule

$$i = s \times \text{floor}(j/s) + (j + \text{floor}(16 \times j / N_{CBPS})) \bmod s \quad j = 0, 1, \dots, N_{CBPS} - 1$$

(1)

where the function floor (.) denotes the largest integer not exceeding the parameter, and

$$s = \max(N_{\text{BPSC}}/2, 1) \quad (2)$$

This permutation is the inverse of permutation described in Eqn.(2) of the model **intlv11a**. The second permutation is defined by the rule

$$k = 16 \times i - (N_{\text{CBPS}} - 1) \text{floor}(16 \times i / N_{\text{CBPS}}) \quad i = 0, 1, \dots, N_{\text{CBPS}} - 1 \quad (3)$$

This permutation is the inverse of permutation described in Eqn.(1) of the model **intlv11a**. In the above equations,  $N_{\text{CBPS}}$  and  $N_{\text{BPSC}}$  depend on the base modulation mode, as shown in Table I.

Table I *IEEE* 802.11a Rate-dependent parameter

Data rate (Mbits/s)	Modulation	Coding rate (R)	Coding bits per subcarrier ( $N_{\text{BPSC}}$ )	Coding bits per OFDM symbol ( $N_{\text{CBPS}}$ )	Data bits per OFDM symbol ( $N_{\text{DBPS}}$ )
6	BPSK	1/2	1	48	24
9	BPSK	3/4	1	48	36
12	QPSK	1/2	2	96	48
18	QPSK	3/4	2	96	72
24	16-QAM	1/2	4	192	96
36	16-QAM	3/4	4	192	144
48	64-QAM	2/3	6	288	192
54	64-QAM	3/4	6	288	216

### Netlist Form

```
ADEILV11A:NAME n1 n2 nexsys_component=DEILV11A [MODULATION
=val] [RIN=val] [ROUT=val]
```


### Netlist Example

```
ADEILV11A:1 1 2 nexsys_component=DEILV11A MODULATION = 2
```

### References

1. IEEE Std 802.11a, Part 11: "Wireless LAN Medium Access Control (MAC) and Physical Layer (PHY) specifications: High-speed Physical Layer in the 5 GHz Band," ISO/IEC 8802-11:1999/Amd 1:2000(E).
2. J. Terry and J. Heiskala, Proakis, *OFDM Wireless LANs: A Theoretical and Practical Guide*, Sams Publishing, 2002.

## Demodulator, 802.11a (DEMOD11A)



Property	Description	Units	Default	Range/Type
<b>MODULATION</b>	Modulation Type	None	0	[0, 3]/Integer
<b>DECISION</b>	Hard decision {0}/ Soft decision {1}	None	0	[0, 1]/Integer
<b>RIN</b>	Input impedance	Ohm	Inf	(0, Inf]/Real
<b>ROUT</b>	Output impedance	Ohm	0	[0, Inf]/Real
<b>Ports</b>				
<b>Input</b>	Signal before demodulation (complex)			
<b>Output</b>	Signal after demodulation (real)			

### Limits

<i>Modulation=</i>	{	0	BPSK
		1	QPSK
		2	16-QAM
		3	64-QAM

### Notes

1. This model can be used for demodulation according to Gray-coded constellation mappings<sup>[1]</sup>. For details, please refer to the **MOD11a** model.
2. Hard decision demodulator makes a definite determination of whether a zero or one bit was transmitted, thus the outputs of the demodulator are zeros and ones. Soft decision demodulator outputs information of the reliability of the decision along with a zero or one bit. The sign of the soft decision indicates a zero or one bit, and the absolute value of each soft decision is the distance to the decision boundary<sup>[2]</sup>.

### Netlist Form

```
ADEM0D11A:NAME n1 n2 nexsys_component=DEM0D11A [MODULATION  
=val] [DECISION = val]  
+ [RIN=val] [ROUT=val]
```


### Netlist Example

```
ADEM0D11A:1 1 2 nexsys_component=DEM0D11A MODULATION = 2
```

### References

1. [1] IEEE Std 802.11a, Part 11: "Wireless LAN Medium Access Control (MAC) and Physical Layer (PHY) specifications: High-speed Physical Layer in the 5 GHz Band," ISO/IEC 8802-11:1999/Amd 1:2000(E).
2. [2] J. Terry and J. Heiskala, Proakis, *OFDM Wireless LANs: A Theoretical and Practical Guide*, Sams Publishing, 2002.

## Depadder, 802.11a (DPAD11A)



Property	Description	Units	Default	Range/Type
<b>MODULATION</b>	Modulation Type	None	0	[0, 3]/Integer
<b>CODING</b>	Coding Rate	None	0	[0, 2]/Integer
<b>LENGTH</b>	Length PSDU (number of octets)	None	100	[1, 4095]/Integer
<b>RIN</b>	Input impedance	Ohm	Inf	(0, Inf]/Real
<b>ROUT</b>	Output impedance	Ohm	0	[0, Inf)/Real
<b>Ports</b>				
<b>Input</b>	Bits before depadding (integer)			
<b>Output</b>	Bits after depadding (integer)			

### Limits

$$Modulation = \begin{cases} 0 & \text{BPSK} \\ 1 & \text{QPSK} \\ 2 & \text{16-QAM} \\ 3 & \text{64-QAM} \end{cases}$$

$$Coding = \begin{cases} 0 & \text{Coding Rate} = 1/2 \\ 1 & \text{Coding Rate} = 2/3 \\ 2 & \text{Coding Rate} = 3/4 \end{cases}$$

### Notes

1. This model can be used to extract the PSDU bits on the DATA field bits by removing the SERVICE field, tail bits and pad bits, according to IEEE 802.11a standard. For details, please refer to the PAD11A model.

### Netlist Form

```
ADPAD11A:NAME  n1 n2 nexsys_component=DPAD11A [MODULATION =val]
[CODING =val]
+ [LENGTH =val] [RIN=val] [ROUT=val]
```


### Netlist Example

```
ADPAD11A:1 1 2 nexsys_component=DPAD11A MODULATION = 2 CODING=
2 LENGTH = 100
```

### References

1. IEEE Std 802.11a, Part 11: "Wireless LAN Medium Access Control (MAC) and Physical Layer (PHY) specifications: High-speed Physical Layer in the 5 GHz Band," ISO/IEC 8802-11:1999/Amd 1:2000(E).

## Depuncturer, 802.11a (DPUNC11A)



Property	Description	Units	Default	Range/Type
<b>CODING</b>	Coding Rate Type	None	0	[0, 2]/Integer
<b>RIN</b>	Input impedance	Ohm	Inf	(0, Inf]/Real
<b>ROUT</b>	Output impedance	Ohm	0	[0, Inf)/Real
<b>Ports</b>				
<b>Input</b>	Signal before depuncturing (real)			
<b>Output</b>	Signal after depuncturing (real)			

### Limits

$$Coding = \begin{cases} 0 & \text{Coding Rate} = 1/2 \\ 1 & \text{Coding Rate} = 2/3 \\ 2 & \text{Coding Rate} = 3/4 \end{cases}$$

### Notes

1. This model can be used to perform “depuncturing”, according to *IEEE* 802.11a standard.
2. The DATA field, composed of SERVICE, PSDU, tail, and pad parts, is coded with a convolutional encoder of coding rate  $R = 1/2$ ,  $2/3$ , or  $3/4$ , corresponding to the appropriate data rate. The convolutional encoder uses the industry-standard generator polynomials,  $g_0 = 133_z$  and  $g_1 = 133_z$ , of rate  $R = 1/2$ , please refer to the **COD11A** model. Higher rates are derived from it by employing “puncturing.” Puncturing is a procedure for omitting some of the encoded bits in the transmitter (thus reducing the number of transmitted bits and increasing the coding rate) and inserting a dummy “zero” metric into the convolutional decoder in the receiver in place of the omitted bits. The “puncturing” and “depuncturing”



procedure are illustrated in Fig.1a and Fig 1b.




Fig.1A The “puncturing” and “depuncturing” procedure for coding rate  $R = 3/4$ .




Fig.1B The “puncturing” and “depuncturing” procedure for coding rate  $R = 2/3$

**Netlist Form**

```
ADPUNC11A:NAME n1 n2 nexsys_component=DPUNC11A [CODING=val]  
[RIN=val] [ROUT=val]
```


### Netlist Example

```
ADPUNC11A:1 1 2 nexsys_component=DPUNC11A CODING = 2
```

### References

1. [1] IEEE Std 802.11a, Part 11: "Wireless LAN Medium Access Control (MAC) and Physical Layer (PHY) specifications: High-speed Physical Layer in the 5 GHz Band," ISO/IEC 8802-11:1999/Amd 1:2000(E).
2. [2] J. Terry and J. Heiskala, Proakis, *OFDM Wireless LANs: A Theoretical and Practical Guide*, Sams Publishing, 2002.

## Descrambler, 802.11a (DSCRM11A)



Property	Description	Units	Default	Range/Type
<b>MODULATION</b>	Modulation Type	None	0	[0, 3]/Integer
<b>CODING</b>	Coding Rate Type	None	0	[0, 2]/Integer
<b>LENGTH</b>	Length of PSDU (number of octets)	None	100	[1, 4095]/Integer
<b>S0</b>	Initial state of the scrambler in decimal	None	93	[0, 127]/Integer
<b>RIN</b>	Input impedance	Ohm	Inf	(0, Inf]/Real
<b>ROUT</b>	Output impedance	Ohm	0	[0, Inf)/Real
<b>Ports</b>				
<b>Input</b>	Bits before descrambling (integer)			
<b>Output</b>	Bits after descrambling (integer)			

### Limits

<i>Modulation</i> =	{	0	BPSK
		1	QPSK
		2	16-QAM
		3	64-QAM

<i>Coding</i> =	{	0	Coding Rate = 1/2
		1	Coding Rate = 2/3
		2	Coding Rate = 3/4

### Notes

1. This model can be used to descramble the DATA field, according to IEEE 802.11a standard. The structure is the same as scrambler, as shown in Fig.1. For details, please refer to the model SCRM11a.




Fig.1 Data descrambler

### Netlist Form

```
ADSCRM11A:NAME  n1 n2 nexsys_component=DSCRM11A [MODULATION
=val] [CODING =val]
+ [LENGTH =val] [S0=val] [RIN=val] [ROUT=val]
```


### Netlist Example

```
ADSCRM11A:1 1 2 nexsys_component=DSCRM11A MODULATION = 2
CODING= 2 LENGTH = 100 S0 = 93
```

### References

1. IEEE Std 802.11a, Part 11: "Wireless LAN Medium Access Control (MAC) and Physical Layer (PHY) specifications: High-speed Physical Layer in the 5 GHz Band," ISO/IEC 8802-11:1999/Amd 1:2000(E).

## FFT, 802.11a (FFT11A)



Property	Description	Units	Default	Range/Type
RIN	Input impedance	Ohm	Inf	(0, Inf]/Real
ROUT	Output impedance	Ohm	0	[0, Inf]/Real
<b>Ports</b>				
Input	Signal before FFT, time domain representation (complex)			
Output	Signal after FFT, time domain representation (complex)			

### Notes

1. This model can be used to implement 64-point Fast Fourier Transform (IFFT) according to *IEEE* 802.11a standard.
2. In this model, a 64-point FFT is used. It should be noted that the coefficients of subcarriers at the output are arranged from -32 to 31 rather than from 0 to 63. Therefore, the FFT

mapping is illustrated in Fig.1.




Fig.1 Inputs and outputs of FFT

**Netlist Form**

```
AFFT11A:NAME  n1 n2 nexsys_component=FFT11A [RIN=val]
[ROUT=val]
```


**Netlist Example**

```
AFFT11A:1 1 2 nexsys_component=FFT11A
```

**References**

1. IEEE Std 802.11a, Part 11: “Wireless LAN Medium Access Control (MAC) and Physical Layer (PHY) specifications: High-speed Physical Layer in the 5 GHz Band,” ISO/IEC 8802-11:1999/Amd 1:2000(E).
2. J. Terry and J. Heiskala, Proakis, *OFDM Wireless LANs: A Theoretical and Practical Guide*, Sams Publishing, 2002.

## IFFT, 802.11a (IFFT11A)



Property	Description	Units	Default	Range/Type
RIN	Input impedance	Ohm	Inf	(0, Inf]/Real
ROUT	Output impedance	Ohm	0	[0, Inf)/Real
<b>Ports</b>				
<b>Input</b>	Input signal (complex)			
<b>Output</b>	Output signal (complex)			

### Notes

1. This model can be used to implement 64-point inverse Fast Fourier Transform (IFFT) according to IEEE 802.11a standard.
2. In this model, a 64-point IFFT is used. It should be noted that the coefficients of subcarriers at the input are arranged from -32 to 31 rather than from 0 to 63. Therefore, the IFFT mapping is illustrated in Fig.1.



Fig.1 Inputs and outputs of IFFT

### Netlist Form

```
AIFFT11A:NAME n1 n2 nexsys_component=IFFT11A [RIN=val] [ROUT=val]
```

## Netlist Example


```
AIFFT11A:1 1 2 nexsys_component=IFFT11A
```

## References

1. IEEE Std 802.11a, Part 11: "Wireless LAN Medium Access Control (MAC) and Physical Layer (PHY) specifications: High-speed Physical Layer in the 5 GHz Band," ISO/IEC 8802-11:1999/Amd 1:2000(E).
2. J. Terry and J. Heiskala, Proakis, *OFDM Wireless LANs: A Theoretical and Practical Guide*, Sams Publishing, 2002.



## Interleaver, 802.11a (INTLV11A)



Property	Description	Units	Default	Range/Type
<b>MODULATION</b>	Modulation type	None	0	[0, 3]/Integer
<b>RIN</b>	Input impedance	Ohm	Inf	(0, Inf]/Real
<b>ROUT</b>	Output impedance	Ohm	0	[0, Inf]/Real
<b>Ports</b>				
<b>Input</b>	Bits before interleaving (integer)			
<b>Output</b>	Bits after interleaving (integer)			

### Limits

<i>Modulation=</i>	}	0	BPSK
		1	QPSK
		2	16-QAM
		3	64-QAM

### Notes

1. This model can be used for encoded data interleaving, according to *IEEE* 802.11a standard.
2. All encoded data bits is interleaved by a block interleaver with a block size corresponding to the number of bits in a single OFDM symbol,  $N_{\text{CBPS}}$ . The interleaver is defined by a two-step permutation. The first permutation ensures that adjacent coded bits are mapped onto nonadjacent subcarriers. The second ensures that adjacent coded bits are mapped alternately onto less and more significant bits of the constellation and, thereby, long runs of low reliability (LSB) bits are avoided.
3. Denote by  $k$  the index of the coded bit before the first permutation;  $i$ , is the index after the first and before the second permutation, and  $J$  is the index after the second permutation, just prior to modulation mapping. The first permutation is defined by the rule

$$i = (N_{CBPS}/16)(k \bmod 16) + \text{floor}(k/16) \quad k = 0, 1, \dots, N_{CBPS} - 1 \quad (1)$$

where the function floor (.) denotes the largest integer not exceeding the parameter. The second permutation is defined by the rule

$$j = s \times \text{floor}(i/s) + (i + N_{CBPS} - \text{floor}(16 \times i/N_{CBPS})) \bmod s \quad i = 0, 1, \dots, N_{CBPS} - 1 \quad (2)$$

where the value of s is determined by the number of coded bits per subcarrier, N<sub>BPSC</sub>, according to

$$s = \max(N_{BPSC}/2, 1) \quad (3)$$

In the above equations, N<sub>CBPS</sub> and N<sub>BPSC</sub> depend on the base modulation mode, as shown in the following Table (IEEE 802.11a Rate-dependent parameter).

Data rate (Mbits/s)	Modulation	Coding rate (R)	Coding bits per subcarrier (N <sub>BPSC</sub> )	Coding bits per OFDM symbol (N <sub>CBPS</sub> )	Data bits per OFDM symbol (N <sub>DBPS</sub> )
6	BPSK	1/2	1	48	24
9	BPSK	3/4	1	48	36
12	QPSK	1/2	2	96	48
18	QPSK	3/4	2	96	72
24	16-QAM	1/2	4	192	96
36	16-QAM	3/4	4	192	144
48	64-QAM	2/3	6	288	192
54	64-QAM	3/4	6	288	216

### Netlist Form

```
AINTLV11A:NAME n1 n2 nexsys_component=INTLV11A [MODULATION =val] [RIN=val] [ROUT=val]
```


### Netlist Example

```
AINTLV11A:1 1 2 nexsys_component=INTLV11A MODULATION = 2
```

### References

1. [1] IEEE Std 802.11a, Part 11: “Wireless LAN Medium Access Control (MAC) and Physical Layer (PHY) specifications: High-speed Physical Layer in the 5 GHz Band,” ISO/IEC 8802-11:1999/Amd 1:2000(E).
2. [2]J. Terry and J. Heiskala, Proakis, *OFDM Wireless LANs: A Theoretical and Practical Guide*, Sams Publishing, 2002.

## Modulator, 802.11a (MOD11A)



Property	Description	Units	Default	Range/Type
<b>MODULATION</b>	Modulation Type	None	0	[0, 3]/Integer
<b>RIN</b>	Input impedance	Ohm	Inf	(0, Inf]/Real
<b>ROUT</b>	Output impedance	Ohm	0	[0, Inf)/Real
<b>Ports</b>				
<b>Input</b>	Bits before modulation (integer)			
<b>Output</b>	Modulated signal (complex)			

### Limits

<i>Modulation=</i>	}	0	BPSK
		1	QPSK
		2	16-QAM
		3	64-QAM

### Notes

1. This model can be used for modulation according to Gray-coded constellation mappings [1].
2. The OFDM subcarriers can be modulated by using BPSK, QPSK, 16-QAM, or 64-QAM modulation, depending on the RATE requested. The encoded and interleaved binary serial input data is divided into groups of  $N_{\text{BPSK}}$  (1, 2, 4, or 6) bits and converted into complex numbers representing BPSK, QPSK, 16-QAM, or 64-QAM constellation points. The conversion is performed according to Gray-coded constellation mappings<sup>[1]</sup>. The output values,  $d$ , are formed by multiplying the resulting  $I + jQ$  value by a normalization factor  $K_{\text{MOD}}$ , as described in Eqn.(1).

$$d = (I + jQ) \times K_{\text{MOD}} \quad (1)$$

The normalization factor,  $K_{MOD}$ , depends on the base modulation mode, as prescribed in Table I. Note that the modulation type can be different on the start to the end of the transmission, as the signal changes from SIGNAL to DATA, as shown in Fig.1. The purpose of the normalization factor is to achieve the same average power for all mappings. In practical implementations, an approximate value of the normalization factor can be used, as long as the device conforms with the modulation accuracy requirements described in [1].

For BPSK,  $b_0$  determines the  $I$  value, as illustrated in Table II. For QPSK,  $b_0$  determines the  $I$  value and  $b_1$  determines the  $Q$  value, as illustrated in Table III. For 16-QAM,  $b_0b_1$  determines the  $I$  value and  $b_2b_3$  determines the  $Q$  value, as illustrated in Table IV. For 64-QAM,  $b_0b_1b_2$  determines the  $I$  value and  $b_2b_3b_4$  determines the  $Q$  value, as illustrated in Table V. The input bit,  $b_0$ , is the earliest in the stream.




Fig.1 PPDU frame format

Table I IEEE 802.11a Modulation-dependent normalization factor  $K_{MOD}$

Modulation	$(K_{MOD})$
BPSK	1
QPSK	$1/\sqrt{2}$
16-QAM	$1/\sqrt{10}$

64-QAM	$1/\sqrt{42}$

Table II *IEEE* 802.11a BPSK encoding table

Input bit ( $b_0$ )	I-out	Q-out
0	-1	0
1	1	0

Table III *IEEE* 802.11a QPSK encoding table

Input bit ( $b_0$ )	I-out	Input bit ( $b_1$ )	Q-out
0	-1	0	-1
1	1	1	1

Table IV *IEEE* 802.11a 16-QAM encoding table

Input bits ( $b_0b_1$ )	I-out	Input bits ( $b_2b_3$ )	Q-out
00	-3	00	-3
01	-1	01	-1
11	1	11	1
10	3	10	3

Table V *IEEE* 802.11a 64-QAM encoding table

Input bits ( $b_0b_1b_2$ )	I-out	Input bits ( $b_3b_4b_5$ )	Q-out
000	-7	000	-7
001	-5	001	-5
011	-3	011	-3
010	-1	010	-1
110	1	110	1
111	3	111	3
101	5	101	5
100	7	100	7

**Notes**

```
AMOD11A:NAME  n1 n2 nexsys_component=MOD11A [MODULATION =val]  
[RIN=val] [ROUT=val]
```


**Netlist Example**

```
AMOD11A:1 1 2 nexsys_component=MOD11A MODULATION = 2
```

**References**

1. IEEE Std 802.11a, Part 11: "Wireless LAN Medium Access Control (MAC) and Physical Layer (PHY) specifications: High-speed Physical Layer in the 5 GHz Band," ISO/IEC 8802-11:1999/Amd 1:2000(E).
2. J. Terry and J. Heiskala, Proakis, OFDM Wireless LANs: A Theoretical and Practical Guide, Sams Publishing, 2002.

## Padder, 802.11a (PAD11A)



Property	Description	Units	Default	Range/Type
<b>MODULATION</b>	Modulation Type	None	0	[0, 3]/Integer
<b>CODING</b>	Coding Rate Type	None	0	[0, 2]/Integer
<b>LENGTH</b>	Length of PSDU (number of octets)	None	100	[1, 4095]/Integer
<b>RIN</b>	Input impedance	Ohm	Inf	(0, Inf]/Real
<b>ROUT</b>	Output impedance	Ohm	0	[0, Inf)/Real
<b>Ports</b>				
<b>Input</b>	Bits before padding (integer)			
<b>Output</b>	Bits after padding (integer)			

### Limits

$$Modulation = \begin{cases} 0 & \text{BPSK} \\ 1 & \text{QPSK} \\ 2 & \text{16-QAM} \\ 3 & \text{64-QAM} \end{cases}$$

$$Coding = \begin{cases} 0 & \text{Coding Rate} = 1/2 \\ 1 & \text{Coding Rate} = 2/3 \\ 2 & \text{Coding Rate} = 3/4 \end{cases}$$

### Notes

1. This model can be used to form DATA field bits by prepending the SERVICE field, add tail bits and pad bits, according to IEEE 802.11a standard.



2. Fig.1 shows the format for the PPDU including the OFDM PLCP preamble, OFDM PLCP header, PSDU, tail bits, and pad bits. The PLCP header contains the following fields: LENGTH, RATE, a reserved bit, an even parity bit, and the SERVICE field. In terms of modulation, the LENGTH, RATE, reserved bit, and parity bit (with 6 “zero” tail bits appended) constitute a separate single OFDM symbol, denoted SIGNAL, which is transmitted with the most robust combination of BPSK modulation and a coding rate of  $R=1/2$ . The SERVICE field of the PLCP header and the PSDU (with 6 “zero” tail bits and pad bits appended), denoted as DATA, are transmitted at the data rate described in the RATE field and may constitute multiple OFDM symbols. The tail bits in the SIGNAL symbol enable decoding of the RATE and LENGTH fields immediately after the reception of the tail bits. The RATE and LENGTH are required for decoding the DATA part of the packet. The DATA field is described in the following sections




Fig.1 PPDU frame format

3. Service field (SERVICE)  
 The IEEE 802.11 SERVICE field has 16 bits, which is denoted as bits 0~15, as shown in Fig.2. The bit 0 is transmitted first in time. The bits from 0~6 of the SERVICE field, which are transmitted first, are set to zeros and are used to synchronize the descrambler in the receiver. The remaining 9 bits (7~15) of the SERVICE field is reserved for future use. All reserved bits is set to zero.




Fig.2 SERVICE field bit assignment

4. Tail bits field (TAIL)

The PPDU tail bits field is six bits of “0”, which are required to return the convolutional encoder to the “zero state”. This procedure improves the error probability of the convolutional decoder, which relies on future bits when decoding and which may be not be available past the end of the message. The PLCP tail bit field is produced by replacing six scrambled “zero” bits following the message end with six nonscrambled “zero” bits.

5. Pad bits (PAD)

The number of bits in the DATA field is a multiple of  $N_{CBPS}$ , the number of coded bits in an OFDM symbol (48, 96, 192, or 288 bits), as shown in Table I. To achieve that, the length of the message is extended so it becomes a multiple of  $N_{DBPS}$ , the number of data bits per OFDM symbol.  $N_{CBPS}$  and  $N_{DBPS}$  can be determined by the two parameters, Modulation and Coding as shown in Table I. At least 6 bits are appended to the message, in order to accommodate the TAIL bits. The number of OFDM symbols  $N_{SYM}$  the number of bits in the DATA field  $N_{DATA}$  and the number of pad bits  $N_{PAD}$  are computed on the length of the PSDU (Length) as follows:

$$N_{SYM} = \text{Ceiling} ((16 + 8 \times \text{Length} + 6) / N_{DBPS}) \quad (1)$$

$$N_{DATA} = N_{SYM} \times N_{DBPS} \quad (2)$$

$$N_{PAD} = N_{DATA} - (16 + 8 \times \text{Length} + 6) \quad (3)$$

The function ceiling (.) is a function that returns the smallest integer value greater than or equal to its argument value. The appended bits (“pad bits”) are set to “zeros” and are subsequently scrambled with the rest of the bits in the DATA field.

Table I IEEE 802.11a Rate-dependent parameter

Data rate (Mbits/s)	Modulation	Coding rate (R)	Coding bits per subcarrier (NBPSC)	Coding bits per OFDM symbol (N <sub>CBPS</sub> )	Data bits per OFDM symbol (N <sub>DBPS</sub> )
6	BPSK	1/2	1	48	24
9	BPSK	3/4	1	48	36
12	QPSK	1/2	2	96	48

18	QPSK	3/4	2	96	72
24	16-QAM	1/2	4	192	96
36	16-QAM	3/4	4	192	144
48	64-QAM	2/3	6	288	192
54	64-QAM	3/4	6	288	216

### Netlist Form

```
APAD11A:NAME  n1 n2 nexsys_component=PAD11A [MODULATION =val] [CODING
=val]
+ [LENGTH =val] [RIN=val] [ROUT=val]
```

### Netlist Example

```
APAD11A:1 1 2 nexsys_component=PAD11A MODULATION = 2 CODING= 2
LENGTH = 100
```

### References

1. IEEE Std 802.11a, Part 11: "Wireless LAN Medium Access Control (MAC) and Physical Layer (PHY) specifications: High-speed Physical Layer in the 5 GHz Band," ISO/IEC 8802-11:1999/Amd 1:2000(E).

## PPDU Frame Former, 802.11a (PFORM11A)



Property	Description	Units	Default	Range/Type
<b>MODULATION</b>	Modulation Type	None	0	[0, 1]/Integer
<b>CODING</b>	Coding Rate	None	0	[0, 2]/Integer
<b>LENGTH</b>	Length of PSDU	None	100	[1, 4095]/Integer
<b>RIN1</b>	Input impedance	Ohm	Inf	(0, Inf]/Real
<b>RIN2</b>	Input impedance	Ohm	Inf	(0, Inf]/Real
<b>RIN3</b>	Input impedance	Ohm	Inf	(0, Inf]/Real
<b>ROUT</b>	Output impedance	Ohm	0	[0, Inf)/Real
<b>Ports</b>				
<b>Input1</b>	Preamble field (complex)			
<b>Input2</b>	Signal field (complex)			
<b>Input3</b>	Data field (complex)			
<b>Output</b>	PPDU Frame (complex)			

### Limits

$Modulation = \begin{cases} 0 & \text{BPSK} \\ 1 & \text{QPSK} \\ 2 & \text{16-QAM} \\ 3 & \text{64-QAM} \end{cases}$

$Coding = \begin{cases} 0 & \text{Coding Rate} = 1/2 \\ 1 & \text{Coding Rate} = 2/3 \\ 2 & \text{Coding Rate} = 3/4 \end{cases}$

## Notes

1. This model can be used to form PPDU frame, according to IEEE 802.11a standard.
2. Fig.1 shows a block diagram of the IEEE 802.11a baseband transmitter. One sample overlap occurs between preamble and SIGNAL field and between SIGNAL field and DATA field. The number of OFDM symbols during DATA field is determined by the three parameters, Modulation, Coding, and Length.. For some details, please refer to the PAD11A model.




Fig.1 Block diagram of the IEEE 802.11a baseband transmitter

## Netlist Form

```
APFORM11A:NAME n1 n2 n3 n4 nexsys_component=PFORM11A
[MODULATION =val] [CODING =val]
+ [LENGTH =val] [RIN=val] [RIN1=val] [RIN2=val] [RIN3=val]
+ [ROUT=val]
```

## Netlist Example

```
APFORM11A:1 1 2 3 4 nexsys_component=PFORM11A MODULATION = 2
CODING= 2 LENGTH = 100
```

## References

1. IEEE Std 802.11a, Part 11: "Wireless LAN Medium Access Control (MAC) and Physical Layer (PHY) specifications: High-speed Physical Layer in the 5 GHz Band," ISO/IEC 8802-11:1999/Amd 1:2000(E).

## Pilot Addition, 802.11a (PLTADD11A)



Property	Description	Units	Default	Range/Type
<b>PURPOSE</b>	Signal field {0} Data field {1}	None	1	[0, 1]/Integer
<b>MODULATION</b>	Modulation Type	None	0	[0, 3]/Integer
<b>CODING</b>	Coding rate type	None	0	[0, 2]/Integer
<b>LENGTH</b>	Length of PSDU (number of octets)	None	100	[1, 4095]/Integer
<b>RIN</b>	Input impedance	Ohm	Inf	(0, Inf]/Real
<b>ROUT</b>	Output impedance	Ohm	0	[0, Inf]/Real
<b>Ports</b>				
<b>Input</b>	Signal before pilot addition (complex)			
<b>Output</b>	Signal after pilot addition) (complex)			

### Limits

$Modulation = \begin{cases} 0 & \text{BPSK} \\ 1 & \text{QPSK} \\ 2 & \text{16-QAM} \\ 3 & \text{64-QAM} \end{cases}$

$Coding = \begin{cases} 0 & \text{Coding Rate} = 1/2 \\ 1 & \text{Coding Rate} = 2/3 \\ 2 & \text{Coding Rate} = 3/4 \end{cases}$

### Notes



The subcarrier frequency allocation is shown in Fig.1. To avoid difficulties in D/A and A/D converter offsets and carrier feedthrough in the RF system, the subcarrier falling at DC (0<sup>th</sup> subcarrier) is not used. Fig.1 Subcarrier frequency allocation

- To meet 64-point requirement, 11 “zero” is put in subcarriers –32~-27 and 27~31.




Fig.1 Subcarrier frequency allocation

### Netlist Form

```
APLTADD11A:NAME n1 n2 nexsys_component=PLTADD11A [PURPOSE=val]
[MODULATION=val]
+ [CODING =val] [LENGTH =val] [RIN=val] [ROUT=val]
```

### Netlist Example


```
APLTADD11A:1 1 2 nexsys_component=PLTADD11A MODULATION=2 CODING=2
LENGTH=100
```

### References

- IEEE Std 802.11a, Part 11: “Wireless LAN Medium Access Control (MAC) and Physical Layer (PHY) specifications: High-speed Physical Layer in the 5 GHz Band,” ISO/IEC 8802-11:1999/Amd 1:2000(E).
- J. Terry and J. Heiskala, Proakis, *OFDM Wireless LANs: A Theoretical and Practical Guide*, Sams Publishing, 2002.



## Pilot Removal, 802.11a (PLTRM11A)



Property	Description	Units	Default	Range/Type
<b>RIN</b>	Input impedance	Ohm	Inf	(0, Inf]/Real
<b>ROUT</b>	Output impedance	Ohm	0	[0, Inf]/Real
<b>Ports</b>				
<b>Input</b>	Signal before pilot removal (complex)			
<b>Output</b>	Signal after pilot removal (complex)			

### Notes

1. This model can be used for remove the pilot signal that the **pltadd11a** model added to the outputs of modulator, according to IEEE 802.11a standard. For details, please refer to the ["Pilot Addition, 802.11a \(PLTADD11A\)"](#) on page 38-292 model.

### Netlist Form

```
APLTRM11A:NAME n1 n2 nexsys_component=PLTRM11A [RIN=val] [ROUT=val]
```


### Netlist Example

```
APLTRM11A:1 1 2 nexsys_component=PLTRM11A
```

### References

1. IEEE Std 802.11a, Part 11: "Wireless LAN Medium Access Control (MAC) and Physical Layer (PHY) specifications: High-speed Physical Layer in the 5 GHz Band," ISO/IEC 8802-11:1999/Amd 1:2000(E).
2. J. Terry and J. Heiskala, Proakis, *OFDM Wireless LANs: A Theoretical and Practical Guide*, Sams Publishing, 2002.

## Preamble Generator, 802.11a (PREAM11A)



Property	Description	Units	Default	Range/Type
RIN	Input impedance	Ohm	Inf	(0, Inf]/Real
ROUT	Output impedance	Ohm	0	[0, Inf)/Real
<b>Ports</b>				
Output	Preamble field (integer)			

### Notes

1. This model can be used to generate PLCP Preamble according to IEEE 802.11a standard.
2. The PLCP preamble field is used for synchronization. It consists of 10 short symbols and two long symbols shown in Fig.1.




Fig.1 OFDM training structure

3. Fig.1 shows the OFDM training structure (PLCP preamble), where  $f_1$  and  $f_{ID}$  to denote short training symbols and  $T_1$  and  $T_2$  denote long training symbols. The PLCP preamble is followed by the SIGNAL field and DATA field. The total training length is  $16\mu s$ . The dashed boundaries in the figure denote repetitions due to the periodicity of the inverse Fourier

transform.

4. A short OFDM training symbol consists of 12 subcarriers, which are modulated by the elements of the sequence S, given by  
 The multiplication by a factor of  $(13/6)^{1/2}$  is in order to normalize the average power of the resulting OFDM symbol, which utilizes 12 out of 52 subcarriers. To meet 64-point IFFT requirement, 11 “zero” is put in subcarriers –32~–27 and 27~31, respectively. These samples are transformed using IFFT, extended periodically for 161 samples (about 8 ms), then multiplied by the window function:

$$W(k) = \begin{cases} 0.5 & k = 0 \\ 1 & 1 \leq k \leq 159 \\ 0.5 & k = 160 \end{cases} \quad (2)$$

$$S_{-26,26} = \sqrt{13/6} \times \{0, 0, 1+j, 0, 0, 0, -1-j, 0, 0, 0, 1+j, 0, 0, 0, -1-j, 0, 0, 0, -1-j, 0, 0, 0, 1+j, 0, 0, 0, 0, 0, 0, 0, 0, -1-j, 0, 0, 0, -1-j, 0, 0, 0, 1+j, 0, 0, 0, 1+j, 0, 0, 0, 1+j, 0, 0, 0, 1+j, 0, 0\}$$

5. A long OFDM training symbol consists of 53 subcarriers (including a zero value at dc), which are modulated by the elements of the sequence, L, , given by

$$L_{-26,26} = \{1, 1, -1, -1, 1, 1, -1, 1, -1, 1, 1, 1, 1, 1, -1, -1, 1, 1, -1, 1, -1, 1, 1, 1, 0, 1, -1, -1, 1, 1, -1, 1, -1, 1, -1, -1, -1, -1, -1, -1, 1, 1, -1, -1, 1, -1, 1, -1, 1, 1, 1\} \quad (3)$$

To meet 64-point IFFT requirement, 11 “zero” is put in subcarriers –32~–27 and 27~31. The time domain samples are produced by performing IFFT, cyclically extending the results to get cyclic prefix, then multiplied by the window function:

$$W(k) = \begin{cases} 0.5 & k = 0 \\ 1 & 1 \leq k \leq 159 \\ 0.5 & k = 160 \end{cases} \quad (4)$$

The resulting 161 samples are appended with one sample overlap to the SIGNAL field symbol.

### Netlist Form

```
APREAM11A:NAME n1 nexsys_component=PREAM11A [RIN=val] [ROUT=val]
```


### Netlist Example

```
APREAM11A:1 1 nexsys_component=PREAM11A
```

### References

1. IEEE Std 802.11a, Part 11: "Wireless LAN Medium Access Control (MAC) and Physical Layer (PHY) specifications: High-speed Physical Layer in the 5 GHz Band," ISO/IEC 8802-11:1999/Amd 1:2000(E).
2. J. Terry and J. Heiskala, Proakis, *OFDM Wireless LANs: A Theoretical and Practical Guide*, Sams Publishing, 2002.

## PSDU Generator, 802.11a (PSDU11A)



Property	Description	Units	Default	Range/Type
<b>MODULATION</b>	Modulation Type	None	0	[0, 3]/Integer
<b>CODING</b>	Coding Rate Type	None	0	[0, 2]/Integer
<b>NUM_OCTETS</b>	Number of octets	None	100	[1, Inf]/Integer
<b>SEED</b>	Random seed	None	0	[0, Inf]/Integer
<b>ROUT</b>	Output impedance	Ohm	0	[0, Inf]/Real
<b>Ports</b>				
<b>Input</b>	PSDU bit stream (integer)			

### Limits

$$\text{Modulation} = \begin{cases} 0 & \text{BPSK} \\ 1 & \text{QPSK} \\ 2 & \text{16-QAM} \\ 3 & \text{64-QAM} \end{cases}$$

$$\text{Coding} = \begin{cases} 0 & \text{Coding Rate} = 1/2 \\ 1 & \text{Coding Rate} = 2/3 \\ 2 & \text{Coding Rate} = 3/4 \end{cases}$$

### Notes

1. This model can be used to generate IEEE 802.11a PSDU bit stream.
2. The PSDU Generator generates random binary sequence, taking the value 1 or 0 with equal probability. The number of bits equals Num\_Octets x 8.
3. The output bit rate is determined by the first two parameters, Modulation and Coding, as shown in Table I.

Table I IEEE 802.11a Rate-dependent parameter

Data rate (Mbits/s)	Modulation	Coding rate (R)	Coding bits per subcarrier (N <sub>BPSC</sub> )	Coding bits per OFDM symbol (N <sub>CBPS</sub> )	Data bits per OFDM symbol (N <sub>DBPS</sub> )
6	BPSK	1/2	1	48	24
9	BPSK	3/4	1	48	36
12	QPSK	1/2	2	96	48
18	QPSK	3/4	2	96	72
24	16-QAM	1/2	4	192	96
36	16-QAM	3/4	4	192	144
48	64-QAM	2/3	6	288	192
54	64-QAM	3/4	6	288	216

### Netlist Form

```
APSDU11A:NAME n1 n2 nexsys_component=PSDU11A [MODULATION =val]
[CODING =val]
+ [NUM_OCTETS =val] [SEED =val] [ROUT=val]
```


### Netlist Example

```
APSDU11A:1 1 2 nexsys_component=PSDU11A MODULATION = 2 CODING=
2 NUM_OCTETS = 200 SEED=17427
```

### References

1. IEEE Std 802.11a, Part 11: "Wireless LAN Medium Access Control (MAC) and Physical Layer (PHY) specifications: High-speed Physical Layer in the 5 GHz Band," ISO/IEC 8802-11:1999/Amd 1:2000(E).

## PSDU Generator with External File, 802.11a (PSDUF11A)



Property	Description	Units	Default	Range/Type
<b>MODULATION</b>	Modulation Type	None	0	[0, 3]/Integer
<b>CODING</b>	Coding Rate Type	None	0	[0, 2]/Integer
<b>NUM_OCTETS</b>	Number of octets to read from external file	None	100	[1, Inf)/Integer
<b>FILE</b>	Name of the external data file	None	Required	N/A
<b>ROUT</b>	Output impedance	Ohm	0	[0, Inf)/Real
<b>Ports</b>				
<b>Input</b>	PSDU bit stream (integer)			

### Limits

$Modulation = \begin{cases} 0 & \text{BPSK} \\ 1 & \text{QPSK} \\ 2 & \text{16-QAM} \\ 3 & \text{64-QAM} \end{cases}$

$Coding = \begin{cases} 0 & \text{Coding Rate} = 1/2 \\ 1 & \text{Coding Rate} = 2/3 \\ 2 & \text{Coding Rate} = 3/4 \end{cases}$

File name must have a “.mat” extension.

**Note:**

1. This model generates IEEE 802.11a PSDU bit stream using an external file.
2. The PSDU Generator reads hexadecimal integer type data from a MATLAB file (extension .mat) and converts it into a binary signal with the least significant bit (LSB) being outputted first. The file should contain the ASCII data to be read out. If the file contains less data than Num\_Octets, the data in the file is read periodically until Num\_Octets data is read out.
3. The output bit rate is determined by the first two parameters, Modulation and Coding, as shown in Table I.

Table I IEEE 802.11a Rate-dependent parameter

Data rate (Mbits/s)	Modulation	Coding rate ( <i>R</i> )	Coding bits per subcarrier  <i>N<sub>CPSC</sub></i> ( )	Coding bits per OFDM symbol  <i>N<sub>CPFS</sub></i> ( )	Data bits per OFDM symbol  <i>N<sub>DBFS</sub></i> ( )
6	BPSK	1/2	1	48	24
9	BPSK	3/4	1	48	36
12	QPSK	1/2	2	96	48
18	QPSK	3/4	2	96	72
24	16-QAM	1/2	4	192	96
36	16-QAM	3/4	4	192	144
48	64-QAM	2/3	6	288	192
54	64-QAM	3/4	6	288	216

**Netlist Form**

```
APSDUF11A:NAME n1 n2 nexsys_component=PSDUF11A [MODULATION=val]
[CODING=val]
+ [NUM_OCTETS=val] [RIN=val] [ROUT=val] FILE = "filename"
```

**Netlist Example**


```
APSDUF11A:1 1 2 nexsys_component=PSDUF11A MODULATION = 2
CODING= 2 NUM_OCTETS = 200
+ FILE = "octets11a.mat"
```

**References**



1. IEEE Std 802.11a, Part 11: "Wireless LAN Medium Access Control (MAC) and Physical Layer (PHY) specifications: High-speed Physical Layer in the 5 GHz Band," ISO/IEC 8802-11:1999/Amd 1:2000(E).

## Puncturer, 802.11a (PUNC11A)



Property	Description	Units	Default	Range/Type
<b>CODING</b>	Coding Rate Type	None	0	[0, 2]/Integer
<b>RIN</b>	Input impedance	Ohm	Inf	(0, Inf]/Real
<b>ROUT</b>	Output impedance	Ohm	0	[0, Inf)/Real
<b>Ports</b>				
<b>Input</b>	Bits before puncturing (integer)			
<b>Output</b>	Output signal (complex)			

### Limits

$$Coding = \begin{cases} 0 & \text{Coding Rate} = 1/2 \\ 1 & \text{Coding Rate} = 2/3 \\ 2 & \text{Coding Rate} = 3/4 \end{cases}$$

### Notes

1. This model can be used to increase coding rate by employing “puncturing”, according to IEEE 802.11a standard.
2. The DATA field, composed of SERVICE, PSDU, tail, and pad parts, is coded with a convolutional encoder of coding rate  $R = 1/2, 2/3,$  or  $3/4$ , corresponding to the appropriate data rate. The convolutional encoder uses the industry-standard generator polynomials,  $g_0 = 133$  and  $g_1 = 171$  and , of rate  $R = 1/2$ , please refer to the COD11A model. Higher rates are derived from it by employing “puncturing”. Puncturing is a procedure for omitting some of the encoded bits in the transmitter (thus reducing the number of transmitted bits and increasing the coding rate) and inserting a dummy “zero” metric into the convolutional decoder in the receiver in place of the omitted bits. The puncturing patterns are illustrated

in Fig.1.




Fig.1A The “puncturing” and “depuncturing” procedure for coding rate  $R = 3/4$




Fig. 1b, The “puncturing” and “depuncturing” procedure for coding rate  $R = 2/3$ .

**Netlist Form**

```
APUNC11A:NAME n1 n2 nexsys_component=PUNC11A [CODING =val] [RIN=val]
[ROUT=val]
```


## Netlist Example

```
APUNC11A:1 1 2 nexsys_component=PUNC11A CODING=2
```

## References

1. IEEE Std 802.11a, Part 11: "Wireless LAN Medium Access Control (MAC) and Physical Layer (PHY) specifications: High-speed Physical Layer in the 5 GHz Band," ISO/IEC 8802-11:1999/Amd 1:2000(E).
2. J. Terry and J. Heiskala, Proakis, *OFDM Wireless LANs: A Theoretical and Practical Guide*, Sams Publishing, 2002.

## Scrambler, 802.11a (SCRM11A)



Property	Description	Units	Default	Range/Type
<b>MODULATION</b>	Modulation Type	None	0	[0,3]/Integer
<b>CODING</b>	Coding Rate Type	None	0	[0,2]/Integer
<b>LENGTH</b>	Length of PSDU (number of octets)	None	100	[1, 4095]/Integer
<b>S0</b>	Initial state of the scrambler in decimal	None	93	[0, 12]/Integer
<b>RIN</b>	Input impedance	Ohm	Inf	(0, Inf]/Real
<b>ROUT</b>	Output impedance	Ohm	0	[0, Inf)/Real
<b>Ports</b>				
<b>Input</b>	Bits before scrambling (integer)			
<b>Output</b>	Bits after scrambling (integer)			

### Limits

$$Modulation = \begin{cases} 0 & \text{BPSK} \\ 1 & \text{QPSK} \\ 2 & \text{16-QAM} \\ 3 & \text{64-QAM} \end{cases}$$

$$Coding = \begin{cases} 0 & \text{Coding Rate} = 1/2 \\ 1 & \text{Coding Rate} = 2/3 \\ 2 & \text{Coding Rate} = 3/4 \end{cases}$$

$$1 \leq Length \leq 4095 \quad 0 \leq S_0 \leq 2^7 - 1$$

**Notes**

1. This model can be used to scramble the DATA field , then let the tail bits be zero, according to *IEEE* 802.11a standard.
2. The DATA field, composed of SERVICE, PSDU, tail, and pad parts, is scrambled with a length-127 frame-synchronous scrambler. The frame synchronous scrambler uses the generator polynomia  $S(x)$  as follows, and is illustrated in Fig. 1.

$$S(x) = x^7 + x^4 + 1 \tag{1}$$

The 127-bit sequence generated repeatedly by the scrambler is (leftmost used first), 00001110 11110010 11001001 00000010 00100110 00101110 10110110 00001100 11010100 11100111 10110100 00101010 11111010 01010001 10111000 1111111, when the “all ones” initial state is used. The same scrambler is used to scramble transmit data and descramble receive data. When transmitting, the initial state of the scrambler is set to a pseudo random non-zero state  $S_d$ . The seven LSBs of the SERVICE field is set to all zeros prior to scrambling to enable estimation of the initial state of the scrambler in the receiver.

3. The 6 tail bits should be reset to “zero”. The position of the tail bits can be determined by the three parameters, Modulation, Coding, and Length. The position of the first tail bit is determined by:

$$p_0 = (16 + 8 \times \text{Length}) \bmod N_{\text{Data}} \tag{2}$$

For the calculation of  $N_{\text{Data}}$ , please refer to the **pad11a** model.




Fig.1 Data scrambler

**Netlist Form**

```
ASCRM11A:NAME n1 n2 nexsys_component=SCRM11A [MODULATION =val]  
[CODING =val]  
+ [LENGTH =val] [S0=val] [RIN=val] [ROUT=val]
```


### Netlist Example

```
ASCRM11A:1 1 2 nexsys_component=SCRM11A MODULATION = 2 CODING=  
2 LENGTH = 100 S0 = 93
```

### References

1. IEEE Std 802.11a, Part 11: "Wireless LAN Medium Access Control (MAC) and Physical Layer (PHY) specifications: High-speed Physical Layer in the 5 GHz Band," ISO/IEC 8802-11:1999/Amd 1:2000(E).

## Signal Field Bits Generator, 802.11a (SIG11A)



Property	Description	Units	Default	Range/Type
<b>MODULATION</b>	Modulation Type	None	0	[0, 3]/Integer
<b>CODING</b>	Coding Rate Length	None	0	[0, 2]/Integer
<b>LENGTH</b>	Length of PSDU (number of octets)	None	100	[1, 4095]/Integer
<b>RIN</b>	Input impedance	Ohm	Inf	(0, Inf]/Real
<b>ROUT</b>	Output impedance	Ohm	0	[0, Inf)/Real
<b>Ports</b>				
<b>Output</b>	Output signal (integer)			

### Limits

$$\text{Modulation} = \begin{cases} 0 & \text{BPSK} \\ 1 & \text{QPSK} \\ 2 & \text{16-QAM} \\ 3 & \text{64-QAM} \end{cases}$$

$$\text{Coding} = \begin{cases} 0 & \text{Coding Rate} = 1/2 \\ 1 & \text{Coding Rate} = 2/3 \\ 2 & \text{Coding Rate} = 3/4 \end{cases}$$

### Notes

1. This model can be used to generate the contents of the SIGNAL field according to the *IEEE 802.11a* standard.
2. The SIGNAL field contains the RATE and the LENGTH fields. The RATE field conveys information about the type of modulation and the coding rate as used in the rest of the packet. The encoding of the SIGNAL single OFDM symbol is performed with **BPSK** modulation of the subcarriers and using convolutional coding at  $R = 1/2$ .



The contents of the SIGNAL field are not scrambled. The SIGNAL field is composed of 24 bits, as illustrated in Fig.1. The four bits 0 to 3 encodes the RATE. Bit 4 is reserved for future use. Bits 5~16 encodes the LENGTH field, with the least significant bit (LSB) being transmitted first.

3. Data rate (RATE): The bits R1~R4 is set, dependent on RATE, according to the values in Table I. The data rate is determined by the two parameters, Modulation and Coding, as shown in Table II.
4. PLCP length field (LENGTH): The PLCP length field is an unsigned 12-bit integer that indicates the number of octets in the PSDU that the MAC is currently requesting the PHY to transmit. This value is used to determine the number of octet transfers that occurs between the MAC and the PHY after receiving a request to start transmission. The LSB is transmitted first in time.
5. Parity (P), Reserved (R), and SIGNAL tail (SIGNAL TAIL): The Bit 4 is reserved for future use. Bit 17 ror a positive parity (even parity) bit for bits 0~16. The bits 18–23 constitute the SIGNAL TAIL field, and all 6 bits is set to zero.




Fig.1 SIGNAL field bit assignment

Table I Contents of IEEE 802.11a SIGNAL field

Rate (Mbits/s)	R1~R4
6	1101
9	1111
12	0101
18	0111
24	1001
36	1011
48	0001
54	0011

Table II IEEE 802.11a Rate-dependent parameter

Data rate (Mbits/s)	Modulation	Coding rate (R)	Coding bits per subcarrier  $N_{\text{SPSC}}$ ( )	Coding bits per OFDM symbol  $N_{\text{CPS}}$ ( )	Data bits per OFDM symbol  $N_{\text{DPS}}$ ( )
6	BPSK	1/2	1	48	24
9	BPSK	3/4	1	48	36
12	QPSK	1/2	2	96	48
18	QPSK	3/4	2	96	72
24	16-QAM	1/2	4	192	96
36	16-QAM	3/4	4	192	144
48	64-QAM	2/3	6	288	192
54	64-QAM	3/4	6	288	216

### Netlist Form

```
ASIG11A:NAME n1 n2 nexsys_component=SIG11A [MODULATION =val] [CODING
=val]
+ [LENGTH =val] [RIN=val] [ROUT=val]
```


### Netlist Example

```
ASIG11A:1 1 2 nexsys_component=SIG11A MODULATION = 2 CODING= 2
LENGTH = 100
```

### References

1. IEEE Std 802.11a, Part 11: "Wireless LAN Medium Access Control (MAC) and Physical Layer (PHY) specifications: High-speed Physical Layer in the 5 GHz Band," ISO/IEC 8802-11:1999/Amd 1:2000(E).

## Viterbi Decoder, 802.11a (VDEC11A)



Property	Description	Units	Default	Range/Type
<b>PURPOSE</b>	Signal field {0} DATA field {1}	None	0	[0, 1]/Integer
<b>MODULATION</b>	Modulation Type	None	0	[0, 3]/Integer
<b>CODING</b>	Coding Rate type	None	0	[0, 2]/Integer
<b>LENGTH</b>	Length of PSDU (number of octets)	None	100	[1, 4095]/Integer
<b>DECISION</b>	Hard decision {0}/ Soft decision {1}	None	0	[0, 1]/Integer
<b>DEPTH</b>	Trellis depth of Viterbi decoder	None	100	[0, 1]/Integer
<b>RIN</b>	Input impedance	Ohm	Inf	(0, Inf]/Real
<b>ROUT</b>	Output impedance	Ohm	0	[0, Inf)/Real
<b>Ports</b>				
<b>Input</b>	Signal before encoding (real)			
<b>Output</b>	Bits after decoding (integer)			

### Limits

$Modulation = \begin{cases} 0 & \text{BPSK} \\ 1 & \text{QPSK} \\ 2 & \text{16-QAM} \\ 3 & \text{64-QAM} \end{cases}$

$Coding = \begin{cases} 0 & \text{Coding Rate} = 1/2 \\ 1 & \text{Coding Rate} = 2/3 \\ 2 & \text{Coding Rate} = 3/4 \end{cases}$

## Notes

1. This model can be used to decode the DATA field and SIGNAL field by using Viterbi algorithm, according to *IEEE* 802.11a standard. For details, please refer to the COD11A model.

## Netlist Form

```
AVDEC11A:NAME n1 n2 nexsys_component=VDEC11A [PURPOSE =val]
[MODULATION =val]
+ [CODING =val] [LENGTH =val] [DEPTH =val] [RIN=val] [ROUT=val]
```

## Netlist Example

```
AVDEC11A:1 1 2 nexsys_component=VDEC11A MODULATION = 2 CODING=
2 LENGTH = 100 DEPTH = 200
```

## References

1. IEEE Std 802.11a, Part 11: "Wireless LAN Medium Access Control (MAC) and Physical Layer (PHY) specifications: High-speed Physical Layer in the 5 GHz Band," ISO/IEC 8802-11:1999/Amd 1:2000(E).
2. J. Terry and J. Heiskala, Proakis, *OFDM Wireless LANs: A Theoretical and Practical Guide*, Sams Publishing, 2002.
3. J. G. Proakis, *Digital Communications*, McGraw-Hill, 2001.

## Math, Complex

This topic describes the following System components:

["Add Two Complex Signals \(CADD\)"](#) on the next page

["Scale a Complex Signal \(CSCALE\)"](#) on page 38-317

["Shift a Complex Signal \(CSHIFT\)"](#) on page 38-318

["Subtract Two Complex Signals \(CSUB\)"](#) on page 38-319

["Divide Two Signals \(DIV\)"](#) on page 38-320


["Angle \(FANGLE\)"](#) on page 38-321

["Complex Conjugate \(FCONJ\)"](#) on page 38-322

["Complex Magnitude \(FMAG\)"](#) on page 38-323

["Multiply Two Signals \(MULT\)"](#) on page 38-324

## Add Two Complex Signals (CADD)



Property	Description	Units	Default	Range/Type
<b>RIN1</b>	Input1 impedance	Ohm	Inf	(0, Inf]/Real
<b>RIN2</b>	Input2 impedance	Ohm	Inf	(0, Inf]/Real
<b>ROUT</b>	Output impedance	Ohm	0	[0, Inf)/Real
<b>Ports</b>				
<b>Input1</b>	Input1 signal (complex)			
<b>Input2</b>	Input2 signal (complex)			
<b>Output</b>	Output signal (complex)			

### Notes

1. This model adds the two complex input signals (sample by sample) and writes the result to the output port.

### Netlist Form

```
ACADD:NAME n1 n2 n3 nexsys_component=CADD [Rin1=val] [Rin2=val]
[Rout=val]
```

### Netlist Example

```
ACADD:1 1 2 3 nexsys_component=CADD
```

## Scale a Complex Signal (CSCALE)



Property	Description	Units	Default	Range/Type
<b>GAIN</b>	Magnitude of complex gain	None	1	[0, Inf)/Real
<b>PHASE</b>	Phase of voltage gain	Deg	0	[-180, 180)/Real
<b>RIN</b>	Input impedance	Ohm	Inf	(0, Inf]/Real
<b>ROUT</b>	Output impedance	Ohm	0	[0, Inf)/Real
<b>Ports</b>				
<b>Input</b>	Input signal (complex)			
<b>Output</b>	Output signal (complex)			

### Notes

This model takes a complex input signal and scales each input sample by the complex gain  $GAIN \cdot \exp(j \cdot PHASE)$ . If the input signal is  $x(n)$ , the output signal  $y(n)$  is given by

$$y(n) = GAIN \cdot \exp(j \cdot PHASE) \cdot x(n)$$


### Netlist Form

```
ACSCALE:Name n1 n2 nexsys_component=CSCALE GAIN=val PHASE=val
[Rin=val] [Rout=val]
```

### Netlist Example

```
ACSCALE:1 1 2 nexsys_component=CSCALE GAIN=1.2 PHASE=10DEG
```

## Shift a Complex Signal (CSHIFT)



Property	Description	Units	Default	Range/Type
REAL_SHIFT	Real shift value	None	0	(-Inf, Inf)/Real
IMAG_SHIFT	Imaginary shift value	None	0	(-Inf, Inf)/Real
RIN	Input impedance	Ohm	Inf	(0, Inf]/Real
ROUT	Output impedance	Ohm	0	[0, Inf)/Real
<b>Ports</b>				
Input	Input signal (real)			
Output	Output signal (real)			

### Notes

This model takes a complex input signal, then shifts the real part of each input waveform by REAL\_SHIFT and the imaginary part by IMAG\_SHIFT.

### Netlist Form


```
ACSHIFT:Name n1 n2 nexsys_component=CSHIFT REAL_SHIFT=val
IMAG_SHIFT=val [Rin=val] [Rout=val]
```

### Netlist Example

```
ACSHIFT:1 1 2 nexsys_component=CSHIFT REAL_SHIFT=0.1
IMAG_SHIFT=-0.1
```



## Subtract Two Complex Signals (CSUB)



Property	Description	Units	Default	Range/Type
RIN1	Input1 impedance	Ohm	Inf	(0, Inf]/Real
RIN2	Input2 impedance	Ohm	Inf	(0, Inf]/Real
ROUT	Output impedance	Ohm	0	[0, Inf)/Real
<b>Ports</b>				
<b>Input1</b>	Input1 signal (complex)			
<b>Input2</b>	Input2 signal (complex)			
<b>Output</b>	Output signal (complex)			

### Notes

1. This model subtracts the two complex input signals (sample by sample) and writes the result to the output port


### Netlist Form

```
ACSUB:NAME n1 n2 n3 nexsys_component=CSUB [Rin1=val]
[Rin2=val] [Rout=val]
```

### Netlist Example

```
ACSUB:1 1 2 3 nexsys_component=CSUB
```

## Divide Two Signals (DIV)



Property	Description	Units	Default	Range/Type
<b>RIN1</b>	Input1 impedance	Ohm	Inf	(0, Inf]/Real
<b>RIN2</b>	Input2 impedance	Ohm	Inf	(0, Inf]/Real
<b>ROUT</b>	Output impedance	Ohm	0	[0, Inf]/Real
<b>Ports</b>				
<b>Input1</b>	Input1 signal, numerator (complex)			
<b>Input2</b>	Input2 signal, denominator (complex)			
<b>Output</b>	Output signal (complex)			

### Notes

1. This model performs a sample by sample division of two complex (or real) baseband signal.

### Netlist Form

```
ADIV:NAME n1 n2 n3 nexsys_component=DIV [RIN1=val] [RIN2=val]
[ROUT=val]
```

### Netlist Example

```
ADIV:1 1 2 3 nexsys_component=DIV
```

## Angle (FANGLE)



Property	Description	Units	Default	Range/Type
<b>RIN</b>	Input impedance	Ohm	Inf	(0, Inf]/Real
<b>ROUT</b>	Output impedance	Ohm	0	[0, Inf)/Real
<b>Ports</b>				
<b>Input</b>	Input signal (complex)			
<b>Output</b>	Output signal (real)			

### Notes

1. This is a math function. The output is the phase angle of the input complex signal.


### Netlist Form

```
AFANGLE:NAME n1 n2 nexsys_component=FANGLE [Rin=val]
[Rout=val]
```

### Netlist Example

```
AFANGLE:1 1 2 nexsys_component=FANGLE
```

## Complex Conjugate (FCONJ)



Property	Description	Units	Default	Range/Type
RIN	Input impedance	Ohm	Inf	(0, Inf]/Real
ROUT	Output impedance	Ohm	0	[0, Inf)/Real
<b>Ports</b>				
Input	Input signal (complex)			
Output	Output signal (complex)			

### Notes

1. This is a math function. The output is the complex conjugate value of the input complex signal.


### Netlist Form

```
AFCONJ:NAME n1 n2 nexsys_component=FCONJ [Rin=val] [Rout=val]
```

### Netlist Example

```
AFCONJ:1 1 2 nexsys_component=FCONJ
```

## Complex Magnitude (FMAG)



Property	Description	Units	Default	Range/Type
<b>RIN</b>	Input impedance	Ohm	Inf	(0, Inf]/Real
<b>ROUT</b>	Output impedance	Ohm	0	[0, Inf)/Real
<b>Ports</b>				
<b>Input</b>	Input signal (complex)			
<b>Output</b>	Output signal (real)			

### Notes

1. This is a math function. The output is the magnitude of the complex input signal.


### Netlist Form

```
AFMAG:NAME n1 n2 nexsys_component=FMAG [Rin=val] [Rout=val]
```

### Netlist Example

```
AFMAG:1 1 2 nexsys_component=FMAG
```

## Multiply Two Signals (MULT)



Property	Description	Units	Default	Range/Type
<b>RIN1</b>	Input1 impedance	Ohm	Inf	(0, Inf]/Real
<b>RIN2</b>	Input2 impedance	Ohm	Inf	(0, Inf]/Real
<b>ROUT</b>	Output impedance	Ohm	0	[0, Inf)/Real
<b>Ports</b>				
<b>Input1</b>	Input1 signal (complex)			
<b>Input2</b>	Input2 signal (complex)			
<b>Output</b>	Output signal (complex)			

### Notes

1. This model performs a sample by sample multiplication of two complex (or real) baseband signal.

### Netlist Form

```
AMULT:NAME n1 n2 n3 nexsys_component=MULT [RIN1=val]
[RIN2=val] [ROUT=val]
```

### Netlist Example

```
AMULT:1 1 2 3 nexsys_component=MULT
```

## Math, Exponential

This topic describes the following System components:

["Exponential Base e \(FEXP\)"](#) on the next page

["Square \(FSQR\)"](#) on page 38-327

["Square Root \(FSQRT\)"](#) on page 38-328

["Power \(POW\)"](#) on page 38-329

["Power with Exponential Format \(POW2\)"](#) on page 38-330

["Exponential Base Y \(POW3\)"](#) on page 38-331

["Root \(ROOT\) "](#) on page 38-332

## Exponential Base e (FEXP)



Property	Description	Units	Default	Range/Type
RIN	Input impedance	Ohm	Inf	(0, Inf]/Real
ROUT	Output impedance	Ohm	0	[0, Inf)/Real
<b>Ports</b>				
Input	Input signal (real)			
Output	Output signal (real)			

### Notes

1. This is a math function. The output is the exponential (base  $e = 2.7182818$ ) of the input signal.

### Netlist Form


```
AFEXP:NAME n1 n2 nexsys_component=FEXP [Rin=val] [Rout=val]
```

### Netlist Example

```
AFEXP:1 1 2 nexsys_component=FEXP
```



## Square (FSQR)



Property	Description	Units	Default	Range/Type
<b>RIN</b>	Input impedance	Ohm	Inf	(0, Inf]/Real
<b>ROUT</b>	Output impedance	Ohm	0	[0, Inf)/Real
<b>Ports</b>				
<b>Input</b>	Input signal (real)			
<b>Output</b>	Output signal (real)			

### Notes

1. This is a math function. The output is the square of the input signal.


### Netlist Form

```
AFSQR:NAME n1 n2 nexsys_component=FSQR [Rin=val] [Rout=val]
```

### Netlist Example

```
AFSQR:1 1 2 nexsys_component=FSQR
```

## Square Root (FSQRT)



Property	Description	Units	Default	Range/Type
RIN	Input impedance	Ohm	Inf	(0, Inf]/Real
ROUT	Output impedance	Ohm	0	[0, Inf)/Real
<b>Ports</b>				
Input	Input signal (real)			
Output	Output signal (real)			

### Notes

1. This is a math function. The output is the square root of the input signal.


### Netlist Form

```
AFSQRT:NAME n1 n2 nexsys_component=FSQRT [Rin=val] [Rout=val]
```

### Netlist Example

```
AFSQRT:1 1 2 nexsys_component=FSQRT
```

## Power (POW)



Property	Description	Units	Default	Range/Type
<b>K</b>	Exponent	None	2	(-Inf, Inf)/Integer
<b>RIN</b>	Input impedance	Ohm	Inf	(0, Inf]/Real
<b>ROUT</b>	Output impedance	Ohm	0	[0, Inf)/Real
<b>Ports</b>				
<b>Input</b>	Input signal (real)			
<b>Output</b>	Output signal (real)			

### Notes

1. This is a math function. The output is the power of the input signal. The relation of the output  $Z$  and the input  $X$  is given by

$$z = x^k$$


### Netlist Form

```
APOW:NAME n1 n2 nexsys_component=POW [K=val] [RIN=val] [ROUT=val]
```

### Netlist Example

```
APOW:1 1 2 nexsys_component=POW K=2
```

## Power with Exponential Format (POW2)



Property	Description	Units	Default	Range/Type
<b>M</b>	Numerator of exponent	None	1	(-Inf, Inf)/Integer
<b>N</b>	Denominator of exponent	None	2	[2, Inf)/Integer
<b>RIN</b>	Input impedance	Ohm	Inf	(0, Inf)/Real
<b>ROUT</b>	Output impedance	Ohm	0	[0, Inf)/Real
<b>Ports</b>				
<b>Input</b>	Input signal (real)			
<b>Output</b>	Output signal (real)			

### Notes

1. This is a math function. The output is the power of the input signal. The relation of the output  $Z$  and the input  $X$  is given by

$$Z = X^{\frac{m}{n}}$$


### Netlist Form

```
APOW2:NAME n1 n2 nexsys_component=POW2 [M=val] [N=val] [RIN=val]
[ROUT=val]
```

### Netlist Example

```
APOW2:1 1 2 nexsys_component=POW2 M=1 N=2
```

## Exponential Base Y (POW3)



Property	Description	Units	Default	Range/Type
<b>Y</b>	Exponential base	None	1	(-Inf, Inf)/Integer
<b>RIN</b>	Input impedance	Ohm	Inf	(0, Inf]/Real
<b>ROUT</b>	Output impedance	Ohm	0	[0, Inf)/Real
<b>Ports</b>				
<b>Input</b>	Input signal (real)			
<b>Output</b>	Output signal (real)			

### Notes

1. This is a math function. The output is the parameter Y raised to the power given by the input signal. The relation of the output Z and the input X s given by

$$Z = Y^X$$


### Netlist Form

```
APOW3:NAME n1 n2 Y=val [RIN=val] [ROUT=val] nexsys_component=pow3
```

### Netlist Example

```
APOW3:1 1 2 Y=3 nexsys_component=pow3
```

## Root (ROOT)



Property	Description	Units	Default	Range/Type
<b>K</b>	Root	None	2	[2, Inf]/Integer
<b>RIN</b>	Input impedance	Ohm	Inf	(0, Inf]/Real
<b>ROUT</b>	Output impedance	Ohm	0	[0, Inf]/Real
<b>Ports</b>				
<b>Input</b>	Input signal (real)			
<b>Output</b>	Output signal (real)			

### Notes

1. This is a math function. The output is the root of the input signal. The relation of the output  $z$  and the input  $x$  is given by

$$z = \sqrt[k]{x}$$

### Netlist Form

```
AROOT:NAME n1 n2 nexsys_component=ROOT [K=val] [RIN=val]
[ROUT=val]
```

### Netlist Example:

```
AROOT:1 1 2 nexsys_component=ROOT K=2
```


## Math, Logarithm

This topic describes the following System components:

["Natural Logarithm \(FLN\)"](#) on the next page

["Logarithm Base 10 \(FLOG\)"](#) on page 38-335

## Natural Logarithm (FLN)



Property	Description	Units	Default	Range/Type
RIN	Input impedance	Ohm	Inf	(0, Inf]/Real
ROUT	Output impedance	Ohm	0	[0, Inf)/Real
<b>Ports</b>				
Input	Input signal (real)			
Output	Output signal (real)			

### Notes

1. This is a math function. The output is the natural logarithm of the input signal.

### Netlist Form


```
AFLN:NAME n1 n2 nexsys_component=FLN [Rin=val] [Rout=val]
```

### Netlist Example

```
AFLN:1 1 2 nexsys_component=FLN
```



## Logarithm Base 10 (FLOG)



Property	Description	Units	Default	Range/Type
RIN	Input impedance	Ohm	Inf	(0, Inf]/Real
ROUT	Output impedance	Ohm	0	[0, Inf)/Real
<b>Ports</b>				
<b>Input</b>	Input signal (real)			
<b>Output</b>	Output signal (real)			

### Notes

1. This is a math function. The output is the logarithm (base 10) of the input signal.

### Netlist Form

```
AFLOG:NAME n1 n2 nexsys_component=FLOG [Rin=val] [Rout=val]
```

### Netlist Example

```
AFLOG:1 1 2 nexsys_component=FLOG
```

## Math, Precision

This topic describes the following System components:

["Ceiling \(CEIL\)"](#) on the facing page


["Floor \(FLOOR\)"](#) on page 38-338

["Fraction \(FRACTION\)"](#) on page 38-339

["Round \(ROUND\) "](#) on page 38-340

["Truncation \(TRUNC\) "](#) on page 38-341

## Ceiling (CEIL)



Property	Description	Units	Default	Range/Type
<b>RIN</b>	Inpu1 impedance	Ohm	Inf	(0, Inf]/Real
<b>ROUT</b>	Output impedance	Ohm	0	[0, Inf)/Real
<b>Ports</b>				
<b>Input</b>	Input signal (real)			
<b>Output</b>	Output signal (real)			

### Notes

1. This model rounds the input values to the nearest integers toward infinity.

### Netlist Form

```
ACEIL:NAME n1 n2 nexsys_component=CEIL [RIN=val] [ROUT=val]
```

### Netlist Example

```
ACEIL:1 1 2 nexsys_component=CEIL
```

## Floor (FLOOR)



Property	Description	Units	Default	Range/Type
<b>RIN</b>	Input impedance	Ohm	Inf	(0, Inf]/Real
<b>ROUT</b>	Output impedance	Ohm	0	[0, Inf)/Real
<b>Ports</b>				
<b>Input</b>	Input signal (real)			
<b>Output</b>	Output signal (real)			

### Notes

1. This model rounds the input values to the nearest integers toward minus infinity.

### Netlist Form

```
AFFLOOR:NAME  n1 n2 nexsys_component=FFLOOR [RIN=val] [ROUT=val]
```

### Netlist Example

```
AFFLOOR:1 1 2 nexsys_component=FFLOOR
```

## Fraction (FRACTION)



Property	Description	Units	Default	Range/Type
<b>RIN</b>	Input impedance	Ohm	Inf	(0, Inf]/Real
<b>ROUT</b>	Output impedance	Ohm	0	[0, Inf)/Real
<b>Ports</b>				
<b>Input</b>	Input signal (real)			
<b>Output</b>	Output signal (real)			

### Notes

1. This model is used to output the fractional part of the input values.

### Netlist Form

```
AFRACTION:NAME n1 n2 nexsys_component=FRACTION [RIN=val]
[ROUT=val]
```

### Netlist Example

```
AFRACTION:1 1 2 nexsys_component=FRACTION
```

## Round (ROUND)



Property	Description	Units	Default	Range/Type
<b>RIN</b>	Input impedance	Ohm	Inf	(0, Inf]/Real
<b>ROUT</b>	Output impedance	Ohm	0	[0, Inf)/Real
<b>Ports</b>				
<b>Input</b>	Input signal (real)			
<b>Output</b>	Output signal (real)			

### Notes

1. This model rounds the input values to the nearest integers.

### Netlist Form

```
AROUND:NAME n1 n2 nexsys_component=ROUND [RIN=val] [ROUT=val]
```

### Netlist Example

```
AROUND:1 1 2 nexsys_component=ROUND
```

## Truncation (TRUNC)



Property	Description	Units	Default	Range/Type
<b>RIN</b>	Input impedance	Ohm	Inf	(0, Inf]/Real
<b>ROUT</b>	Output impedance	Ohm	0	[0, Inf)/Real
<b>Ports</b>				
<b>Input</b>	Input signal (real)			
<b>Output</b>	Output signal (real)			

### Notes

1. This model rounds the input values to the nearest integers toward zero.

### Netlist Form

```
ATRUNC:NAME n1 n2 nexsys_component=TRUNC [RIN=val] [ROUT=val]
```

### Netlist Example

```
ATRUNC:1 1 2 nexsys_component=TRUNC
```

## Math, Real

This topic describes the following System components:

["Compare Two Real Input Signals \(CINT\)"](#) on the facing page

["Absolute Value \(FABS\)"](#) on page 38-344

["Add Two Real Input Signals \(RADD\) "](#) on page 38-345

["Reciprocator \(RECIP\) "](#) on page 38-346

["Scale a Real Signal \(RSCALE\) "](#) on page 38-347


["Shift a Real Signal \(RSHIFT\) "](#) on page 38-348

["Sign \(RSIGN\) "](#) on page 38-349

["Subtract Two Real Input Signals \(RSUB\) "](#) on page 38-350



## Compare Two Real Input Signals (CINT)



Property	Description	Units	Default	Range/Type
<b>RIN1</b>	Input1 impedance	Ohm	Inf	(0, Inf]/Real
<b>RIN2</b>	Input2 impedance	Ohm	Inf	(0, Inf]/Real
<b>ROUT</b>	Output impedance	Ohm	0	[0, Inf)/Real
<b>Ports</b>				
<b>Input1</b>	Input1 signal (real)			
<b>Input2</b>	Input2 signal (real)			
<b>Output</b>	Output signal (real)			

### Notes

1. This model compares two input signals. If the nth sample of both signals is different, the model outputs a 1, otherwise, it outputs a 0. This model could be used as an error counter.


### Netlist Form

```
ACINT:NAME n1 n2 n3 nexsys_component=CINT [Rin1=val]
[Rin2=val] [Rout=val]
```

### Netlist Example

```
ACINT:1 1 2 3 nexsys_component=CINT
```

## Absolute Value (FABS)



Property	Description	Units	Default	Range/Type
<b>RIN</b>	Input impedance	Ohm	Inf	(0, Inf]/Real
<b>ROUT</b>	Output impedance	Ohm	0	[0, Inf)/Real
<b>Ports</b>				
<b>Input</b>	Input signal (real)			
<b>Output</b>	Output signal (real)			

### >Model Notes

1. This is a math function. The output is the absolute value of the input signal.


### Netlist Form

```
FABS:NAME n1 n2 [Rin1=val] [Rout=val]
```

### Netlist Example

```
FABS:1 1 2
```

## Add Two Real Input Signals (RADD)



Property	Description	Units	Default	Range/Type
<b>RIN1</b>	Input1 impedance	Ohm	Inf	(0, Inf]/Real
<b>RIN2</b>	Input2 impedance	Ohm	Inf	(0, Inf]/Real
<b>ROUT</b>	Output impedance	Ohm	0	[0, Inf)/Real
<b>Ports</b>				
<b>Input1</b>	Input1 signal (real)			
<b>Input2</b>	Input2 signal (real)			
<b>Output</b>	Output signal (real)			

### Notes

1. This model performs a sample by sample addition of two real input signals.


### Netlist Form

```
ARADD:NAME n1 n2 n3 nexsys_component=RADD [Rin1=val]
[Rin2=val] [Rout=val]
```

### Netlist Example

```
ARADD:1 1 2 3 nexsys_component=RADD
```

## Reciprocator (RECIP)



Property	Description	Units	Default	Range/Type
<b>RIN</b>	Input impedance	Ohm	Inf	(0, Inf]/Real
<b>ROUT</b>	Output impedance	Ohm	0	[0, Inf)/Real
<b>Ports</b>				
<b>Input</b>	Input signal (real)			
<b>Output</b>	Output signal (real)			

### Notes

1. This is a math function. The output is the reciprocal of the input signal. The relation of the output  $Z$  and the input  $X$  is given by

$$z = \frac{1}{x}$$


### Netlist Form

```
ARECIP:NAME n1 n2 nexsys_component=RECIP [RIN=val] [ROUT=val]
```

### Netlist Example

```
ARECIP:1 1 2 nexsys_component=RECIP
```

## Scale a Real Signal (RSCALE)



Property	Description	Units	Default	Range/Type
<b>GAIN</b>	Gain factor	None	1	(-Inf, Inf)/Real
<b>RIN</b>	Input impedance	Ohm	Inf	(0, Inf]/Real
<b>ROUT</b>	Output impedance	Ohm	0	[0, Inf)/Real
<b>Ports</b>				
<b>Input</b>	Input signal (real)			
<b>Output</b>	Output signal (real)			

### Notes

This model takes a real input signal and scales each input sample by GAIN. If the input signal is  $x(n)$ , the output signal  $y(n)$  is given by:  $y(n) = GAIN \cdot x(n)$ , where  $n \geq 0$ .

### Netlist Form

```
ARSCALE:Name n1 n2 nexsys_component=RSCALE GAIN=va/ [Rin=va/][Rout=va/]
```

### Netlist Example

```
ARSCALE:1 1 2 nexsys_component=RSCALE GAIN=0.01
```

## Shift a Real Signal (RSHIFT)



Property	Description	Units	Default	Range/Type
<b>SHIFT</b>	Shift offset value	None	0	(-Inf, Inf)/Real
<b>RIN</b>	Input impedance	Ohm	Inf	(0, Inf]/Real
<b>ROUT</b>	Output impedance	Ohm	0	[0, Inf)/Real
<b>Ports</b>				
<b>Input</b>	Input signal (real)			
<b>Output</b>	Output signal (real)			

### Notes

This model takes a real input signal and shifts each input sample by SHIFT.

### Netlist Form

ARSHIFT:Name *n1 n2* nexsys\_component=RSHIFT SHIFT=*val* [Rin=*val*][Rout=*val*]

### Netlist Example

ARSHIFT:1 1 2 nexsys\_component=RSHIFT SHIFT=0.1

## Sign (RSIGN)



Property	Description	Units	Default	Range/Type
<b>RIN</b>	Input impedance	Ohm	Inf	(0, Inf]/Real
<b>ROUT</b>	Output impedance	Ohm	0	[0, Inf)/Real
<b>Ports</b>				
<b>Input</b>	Input signal (real)			
<b>Output</b>	Output signal (real)			

### Notes

1. This is a math function. The output is the sign of the input signal. The relation of the output  $Z$  and the input  $X$  is:

$$Z = -1 \text{ when } X < 0$$

$$Z = 0 \text{ when } X = 0$$

$$Z = +1 \text{ when } X > 0$$


### Netlist Form

```
ARSIGN:NAME n1 n2 [RIN=val] [ROUT=val] nexsys_component=rsign
```

### Netlist Example

```
ARSIGN:1 1 2 nexsys_component=rsign
```

## Subtract Two Real Input Signals (RSUB)



Property	Description	Units	Default	Range/Type
<b>RIN1</b>	Input1 impedance	Ohm	Inf	(0, Inf]/Real
<b>RIN2</b>	Input2 impedance	Ohm	Inf	(0, Inf]/Real
<b>ROUT</b>	Output impedance	Ohm	0	[0, Inf)/Real
<b>Ports</b>				
<b>Input1</b>	Input1 signal (real)1			
<b>Input2</b>	Input2 signal (real)			
<b>Output</b>	Output signal (real)			

### Notes

1. This model performs a sample by sample subtraction of two real input signals. Input2 which corresponds to node n2 is subtracted from Input1 which corresponds to node n1.

### Netlist Form

```
ARSUB:NAME n1 n2 n3 nexsys_component=RSUB [Rin1=val]
[Rin2=val] [Rout=val]
```

### Netlist Example

```
ARSUB:1 1 2 3 nexsys_component=RSUB
```



## Math, Transforms

This topic describes the following System components:

["Fast Fourier Transform \(FFT\)"](#) on the next page

["Inverse Fast Fourier Transform \(IFFT\)"](#) on page 38-353

## Fast Fourier Transform (FFT)



Property	Description	Units	Default	Range/Type
<b>FFTL</b>	FFT length	None	1024	[1, Inf)/Integer
<b>RIN</b>	Input impedance	Ohm	Inf	(0, Inf]/Real
<b>ROUT</b>	Output impedance	Ohm	0	[0, Inf)/Real
<b>Ports</b>				
<b>Input</b>	Input signal (complex)			
<b>Output</b>	Output signal (complex)			

### Notes

1. This model performs FFT on the incoming signal. If “FFTL” is not a power of 2, it is set to the integer next power of 2 value greater than FFTL.

### Netlist Form

```
AFFT:NAME n1 n2 nexsys_component=FFT fftl=val [Rin=val]
[Rout=val]
```

### Netlist Example

```
AFFT:1 1 2 nexsys_component=FFT fftl=2048
```

## Inverse Fast Fourier Transform (IFFT)



Property	Description	Units	Default	Range/Type
<b>FFTL</b>	FFT length	None	1024	[1, Inf)/Integer
<b>RIN</b>	Input impedance	Ohm	Inf	(0, Inf]/Real
<b>ROUT</b>	Output impedance	Ohm	0	[0, Inf)/Real
<b>Ports</b>				
<b>Input</b>	Input signal (real)			
<b>Output</b>	Output signal (real)			

### Notes

1. This model performs inverse FFT on the incoming signal. If "FFTL" is not a power of 2, it is set to the integer next power of 2 value greater than FFTL.

### Netlist Form

```
AIFFT:NAME n1 n2 nexsys_component=IFFT fftl=val [Rin=val] [Rout=val]
```

### Netlist Example

```
AIFFT:1 1 2 nexsys_component=IFFT fftl = 2048
```

## Math, Trigonometry

This topic describes the following System components:

"Arc Cosine (FACOS)" on the facing page

"Arc Sine (FASIN)" on page 38-356

"Arc Tangent (FATAN)" on page 38-357

"Cosine (FCOS)" on page 38-358

"Hyperbolic Cosine (FCOSH)" on page 38-359


"Sine (FSIN)" on page 38-360

"Hyperbolic Sine (FSINH)" on page 38-361

"Tangent (FTAN)" on page 38-362

"Hyperbolic Tangent (FTANH)" on page 38-363

## Arc Cosine (FACOS)



Property	Description	Units	Default	Range/Type
<b>RIN</b>	Input impedance	Ohm	Inf	(0, Inf]/Real
<b>ROUT</b>	Output impedance	Ohm	0	[0, Inf)/Real
<b>Ports</b>				
<b>Input</b>	Input signal (real)			
<b>Output</b>	Output signal (real)			

### Notes

1. This is a math function. The output is the arc cosine of the input signal.


### Netlist Form

```
AFACOS:NAME n1 n2 nexsys_component=FACOS [Rin=val] [Rout=val]
```

### Netlist Example

```
AFACOS:1 2 nexsys_component=FACOS
```

## Arc Sine (FASIN)



Property	Description	Units	Default	Range/Type
RIN	Input impedance	Ohm	Inf	(0, Inf]/Real
ROUT	Output impedance	Ohm	0	[0, Inf)/Real
<b>Ports</b>				
Input	Input signal (real)			
Output	Output signal (real)			

### Notes

1. This is a math function. The output is the arc sine of the input signal.


### Netlist Form

```
AFASIN:NAME n1 n2 nexsys_component=FASIN [Rin=val] [Rout=val]
```

### Netlist Example

```
AFASIN:1 1 2 nexsys_component=FASIN
```

## Arc Tangent (FATAN)



Property	Description	Units	Default	Range/Type
<b>RIN</b>	Input impedance	Ohm	Inf	(0, Inf]/Real
<b>ROUT</b>	Output impedance	Ohm	0	[0, Inf)/Real
<b>Ports</b>				
<b>Input</b>	Input signal (real)			
<b>Output</b>	Output signal (real)			

### Notes

1. This is a math function. The output is the arc tangent of the input signal.


### Netlist Form

```
AFATAN:NAME n1 n2 nexsys_component=FATAN [Rin=val] [Rout=val]
```

### Netlist Example

```
AFATAN:1 1 2 nexsys_component=FATAN
```

## Cosine (FCOS)



Property	Description	Units	Default	Range/Type
<b>RIN</b>	Input impedance	Ohm	Inf	(0, Inf]/Real
<b>ROUT</b>	Output impedance	Ohm	0	[0, Inf)/Real
<b>Ports</b>				
<b>Input</b>	Input signal (real)			
<b>Output</b>	Output signal (real)			

### Notes

1. This is a math function. The output is the cosine of the input signal.

### Netlist Form


```
AFCOS:NAME n1 n2 nexsys_component=FCOS [Rin=val] [Rout=val]
```

### Netlist Example

```
AFCOS:1 1 2 nexsys_component=FCOS
```



## Hyperbolic Cosine (FCOSH)



Property	Description	Units	Default	Range/Type
<b>RIN</b>	Input impedance	Ohm	Inf	(0, Inf]/Real
<b>ROUT</b>	Output impedance	Ohm	0	[0, Inf)/Real
<b>Ports</b>				
<b>Input</b>	Input signal (real)			
<b>Output</b>	Output signal (real)			

### Notes

1. This is a math function. The output is the hyperbolic cosine of the input signal.


### Netlist Form

```
AFCOSH:NAME n1 n2 nexsys_component=FCOSH [Rin=val] [Rout=val]
```

### Netlist Example

```
AFCOSH:1 1 2 nexsys_component=FCOSH
```

## Sine (FSIN)



Property	Description	Units	Default	Range/Type
<b>RIN</b>	Input impedance	Ohm	Inf	(0, Inf]/Real
<b>ROUT</b>	Output impedance	Ohm	0	[0, Inf)/Real
<b>Ports</b>				
<b>Input</b>	Input signal (real)			
<b>Output</b>	Output signal (real)			

### Notes

1. This is a math function. The output is the sine of the input signal.


### Netlist Form

```
AFSIN:NAME n1 n2 nexsys_component=FSIN [Rin=val] [Rout=val]
```

### Netlist Example

```
AFSIN:1 1 2 nexsys_component=FSIN
```

## Hyperbolic Sine (FSINH)



Property	Description	Units	Default	Range/Type
<b>RIN</b>	Input impedance	Ohm	Inf	(0, Inf]/Real
<b>ROUT</b>	Output impedance	Ohm	0	[0, Inf)/Real
<b>Ports</b>				
<b>Input</b>	Input signal (real)			
<b>Output</b>	Output signal (real)			

### Notes

1. This is a math function. The output is the hyperbolic sine of the input signal.


### Netlist Form

```
AFSINH:NAME n1 n2 nexsys_component=FSINH [Rin=val] [Rout=val]
```

### Netlist Example

```
AFSINH:1 1 2 nexsys_component=FSINH
```

## Tangent (FTAN)



Property	Description	Units	Default	Range/Type
RIN	Input impedance	Ohm	Inf	(0, Inf]/Real
ROUT	Output impedance	Ohm	0	[0, Inf)/Real
<b>Ports</b>				
Input	Input signal (real)			
Output	Output signal (real)			

### Notes

1. This is a math function. The output is the tangent of the input signal.


### Netlist Form

```
AFTAN:NAME n1 n2 nexsys_component=FTAN [Rin=val] [Rout=val]
```

### Netlist Example

```
AFTAN:1 1 2 nexsys_component=FTAN
```

## Hyperbolic Tangent (FTANH)



Property	Description	Units	Default	Range/Type
<b>RIN</b>	Input impedance	Ohm	Inf	(0, Inf]/Real
<b>ROUT</b>	Output impedance	Ohm	0	[0, Inf)/Real
<b>Ports</b>				
<b>Input</b>	Input signal (real)			
<b>Output</b>	Output signal (real)			

### Notes

1. This is a math function. The output is the hyperbolic tangent of the input signal.

### Netlist Form

```
AFTANH:NAME n1 n2 nexsys_component=FTANH [Rin=val] [Rout=val]
```

### Netlist Example

```
AFTANH:1 1 2 nexsys_component=FTANH
```

## Miscellaneous

This topic describes the following System components:

- ["Analysis Adaptor \(AADAPTOR\)" on page 38-366](#)
- ["Delay, Complex Signal \(CDELAY\)" on page 38-367](#)
- ["Demultiplexer, Complex \(CDMUX\)" on page 38-368](#)
- ["Demultiplexer with Four Outputs, Complex \(CDMUX4\)" on page 38-370](#)
- ["Demultiplexer with Eight Outputs, Complex \(CDMUX8\)" on page 38-372](#)
- ["Multiplexer, Complex \(CMUX\)" on page 38-375](#)
- ["Multiplexer with Four Inputs, Complex \(CMUX4\)" on page 38-377](#)
- ["Multiplexer with Eight Inputs, Complex \(CMUX8\)" on page 38-379](#)
- ["Convolution of Two Real Input Signals \(CONV\)" on page 38-382](#)
- ["Real Signal Correlator \(CRLTR\)" on page 38-384](#)
- ["Toggle Complex Input Signals \(CTOGGLE\)" on page 38-386](#)
- ["Deinterleaver \(DEILV\)" on page 38-387](#)
- ["Interleaver \(INTLV\)" on page 38-389](#)
- ["Limiter \(LIMITER\)" on page 38-391](#)
- ["Delay, Real Signal \(RDELAY\)" on page 38-393](#)
- ["Demultiplexer, Real \(RDMUX\)" on page 38-394](#)
- ["Rectifier \(RECTFR\)" on page 38-396](#)
- ["Multiplexer, Real \(RMUX\)" on page 38-397](#)
- ["Toggle Real Input Signals \(RTOGGLE\)" on page 38-399](#)
- ["Sampler" on page 38-400](#)
- ["Symbol Repeater \(SAMPREP\)" on page 38-401](#)
- ["Schmitt Trigger Nonlinear \(SCHMIT\)" on page 38-402](#)
- ["Signal Sink \(SINK\)" on page 38-404](#)
- ["Sample and Hold \(SMPLHLD\)" on page 38-405](#)
- ["Sampling Rate Downsampler for Complex Signal \(SRDC\)" on page 38-407](#)
- ["Sampling Rate Downsampler for Real Signal \(SRDR\)" on page 38-408](#)

["Sampling Rate Upsampler for Complex Signal \(SREC\)"](#) on page 38-409

["Sampling Rate Upsampler for Real Signal \(SRER\) "](#) on page 38-410

["Voltage Controlled Switch: Type 1 \(SWITCH1\) "](#) on page 38-411


["Voltage Controlled Switch: Type 2 \(SWITCH2\) "](#) on page 38-413

["Voltage Controlled Switch: Type 3 \(SWITCH3\) "](#) on page 38-415

["Window \(WINDOW\) "](#) on page 38-417

["Envelope Adaptor" on page 38-419](#)

## Analysis Adaptor (AADAPTOR)



Property	Description	Units	Default	Range/Type
<b>Type</b>	0 = transient, 1 = convolution	None	0	[0, 1)/Integer
<b>Length</b>	Impulse response length for convolution	None	1024	[0, MAX_INT]/Integer
<b>RIN</b>	Input impedance	Ohm	Inf	(0, Inf]/Real
<b>ROUT</b>	Output impedance	Ohm	0	[0, Inf)/Real
<b>Ports</b>				
<b>Input</b>	Input signal (complex)			
<b>Output</b>	Output signal (complex)			

### Notes

This model selects transient analysis (the default) or convolution to solve the associated Nexxim (physical) subcircuit.

### Netlist Form


```
Aanalysisadaptor:Name n1 n2 Nexsys_component=analysisadaptor
Type=val Length=val [Rin=val] [Rout=val]
```

### Netlist Example

```
Aanalysisadaptor:1 1 2 Nexsys_component=analysisadaptor
+ Type=1 Length=2048
```



## Delay, Complex Signal (CDELAY)



Property	Description	Units	Default	Range/Type
<b>D</b>	The number of samples by which the input signal is delayed.	None	1	[0, Inf)/Integer
<b>REAL_V</b>	Real part of the value of the first D output samples	Volt	0	(-Inf, Inf)/Real
<b>IMAG_V</b>	Imaginary part of the value of the first D output samples	Volt	0	(-Inf, Inf)/Real
<b>RIN</b>	Input impedance	Ohm	Inf	(0, Inf]/Real
<b>ROUT</b>	Output impedance	Ohm	0	[0, Inf)/Real
<b>Ports</b>				
<b>Input</b>	Input signal (complex)			
<b>Output</b>	Output signal (complex)			

### Notes

This model delays a complex signal by a specified number of samples given by the parameter **D**. This delay is effectively place **D** number of samples at the beginning of the output signal with the

$$RealV + jImagV$$

value .


### Netlist Form

```
ACDELAY:Name n1 n2 nexsys_component=CDELAY D=val [REAL_V=val]
[IMAG_V=val] [Rin=val] [Rout=val]
```

### Netlist Example

```
ACDELAY:1 1 2 nexsys_component=CDELAY D=8 REAL_V=1
```

## Demultiplexer, Complex (CDMUX)



Property	Description	Units	Default	Range/Type
<b>Type</b>	Output sample rate changed: 0 for No, 1 for Yes	None	0	[0, 1]/Integer
<b>NS1</b>	Number of samples to write to output1	None	1	[1, Inf]/Integer
<b>NS2</b>	Number of samples to write to output2	None	1	[1, Inf]/Integer
<b>RIN</b>	Input impedance	Ohm	Inf	(0, Inf]/Real
<b>ROUT1</b>	Output1 impedance	Ohm	0	[0, Inf]/Real
<b>ROUT2</b>	Output2 impedance	Ohm	0	[0, Inf]/Real
<b>Ports</b>				
<b>Input</b>	Input signal (complex)			
<b>Output1</b>	Output1 signal (complex)			
<b>Output2</b>	Output2 signal (complex)			

### Notes

This model demultiplexes one complex input signal into two complex output signals. It works as follows: the first output reads NS1 samples on the input signal, the second output reads NS2 samples on the incoming signal, the first output reads again, repeating the pattern until there are no more data to be read. Based on whether the parameter “type” is set or not, the sampling rate of the two output signals can change or remain the same. Suppose the sampling rate of the input signal is  $f_s^{(in)}$ , if TYPE is set to be 1, the sampling rate for the two outputs is

$$f_s^{(out1)} = f_s^{(in)} \times \frac{NS1}{NS1 + NS2} \quad \text{and} \quad f_s^{(out2)} = f_s^{(in)} \times \frac{NS2}{NS1 + NS2} \quad \text{respectively.}$$


### Netlist Form

```
ACDMUX:Name n1 n2 n3 nexsys_component=CDMUX [TYPE=val]  
NS1=val NS2=val [Rin=val] [Rout1=val] [Rout2=val]
```

### Netlist Example

```
ACDMUX:Name 1 2 3 nexsys_component=CDMUX NS1=20 NS2=30
```

## Demultiplexer with Four Outputs, Complex (CDMUX4)



Property	Description	Units	Default	Range/Type
<b>TYPE</b>	Output sample rate changed: 0 for No, 1 for Yes	None	0	[0, 1]/Integer
<b>N</b>	Number of output ports used for demultiplexing	None	4	[1, 4]/Integer
<b>NS1</b>	Number of samples to write to output1	None	1	[1, Inf)/Integer
<b>NS2</b>	Number of samples to write to output2	None	1	[0, Inf)/Integer
<b>NS3</b>	Number of samples to write to output3	None	1	[0, Inf)/Integer
<b>NS4</b>	Number of samples to write to output4	None	1	[0, Inf)/Integer
<b>RIN</b>	Input impedance	Ohm	Inf	(0, Inf)/Real
<b>ROUT1</b>	Output1 impedance	Ohm	Inf	[0, Inf)/Real
<b>ROUT2</b>	Output2 impedance	Ohm	Inf	[0, Inf)/Real
<b>ROUT3</b>	Output3 impedance	Ohm	Inf	[0, Inf)/Real
<b>ROUT4</b>	Output4 impedance	Ohm	0	[0, Inf)/Real
<b>Ports</b>				
<b>Input</b>	Input signal (complex)			
<b>Output1</b>	Output1 signal (complex)			
<b>Output2</b>	Output2 signal (complex)			
<b>Output3</b>	Output3 signal (complex)			

<b>Output4</b>	Output4 signal (complex)
----------------	--------------------------

### Notes

This model is used to demultiplex one complex input signal into **N** ( $1 \leq N \leq 4$ ) complex output signals. Note that only **N** ports are used to do the demultiplexing, the remaining output ports receive no data. If TYPE is set to 0, the sampling rate of the output signals are not changed. Otherwise, the sampling rate of the *i*th output port can be calculated as

$$f_s(\text{out}_i) = f_s(\text{in}) \times \frac{NS_i}{NS_1 + NS_2 + \dots + NS_4}$$

### Netlist Form


```
ACDMUX4:Name n1 n2 n3 n4 n5 nexsys_component=CDMUX4
[TYPE= val] N= val [NS1= val] [NS2= val] [NS3= val] [NS4=
val] [Rin=val][Rout1=val] [Rout2=val] [Rout3=val] Rout4=val]
```

### Netlist Example

```
ACDMUX4:1 1 2 3 4 5 nexsys_component=CDMUX4 N=3 TYPE=0 NS1=1
NS2=1 NS3=1 NS4=0
```

In this example, one sample is read on the input signal to **Output1** followed by one sample to **Output2**, followed by one sample to **Output3** and followed by one sample to **Output1** and so on until no sample exists at the input port. Each output sample rate equals one third the input sample rate.

## Demultiplexer with Eight Outputs, Complex (CDMUX8)



Property	Description	Units	Default	Range/Type
<b>TYPE</b>	Output sample rate changed: 0 for No, 1 for Yes	None	0	[0, 1]/Integer
<b>N</b>	Number of output ports used for demultiplexing	None	8	[1, 8]/Integer
<b>NS1</b>	Number of samples to write to output1	None	1	[1, Inf)/Integer
<b>NS2</b>	Number of samples to write to output2	None	1	[0, Inf)/Integer
<b>NS3</b>	Number of samples to write to output3	None	1	[0, Inf)/Integer
<b>NS4</b>	Number of samples to write to output4	None	1	[0, Inf)/Integer
<b>NS5</b>	Number of samples to write to output5	None	1	[0, Inf)/Integer
<b>NS6</b>	Number of samples to write to output6	None	1	[0, Inf)/Integer
<b>NS7</b>	Number of samples to write to output7	None	1	[0, Inf)/Integer
<b>NS8</b>	Number of samples to write to output8	None	1	[0, Inf)/Integer
<b>RIN</b>	Input impedance	Ohm	Inf	(0, Inf)/Real

<b>ROUT1</b>	Output1 impedance	Ohm	0	[0, Inf)/Real
<b>ROUT2</b>	Output2 impedance	Ohm	0	[0, Inf)/Real
<b>ROUT3</b>	Output3 impedance	Ohm	0	[0, Inf)/Real
<b>ROUT4</b>	Output4 impedance	Ohm	0	[0, Inf)/Real
<b>ROUT5</b>	Output5 impedance	Ohm	0	[0, Inf)/Real
<b>ROUT6</b>	Output6 impedance	Ohm	0	[0, Inf)/Real
<b>ROUT7</b>	Output7 impedance	Ohm	0	[0, Inf)/Real
<b>ROUT8</b>	Output8 impedance	Ohm	0	[0, Inf)/Real
<b>Ports</b>				
<b>Input</b>	Input signal (complex)			
<b>Output1</b>	Output1 signal (complex)			
<b>Output2</b>	Output2 signal (complex)			
<b>Output3</b>	Output3 signal (complex)			
<b>Output4</b>	Output4 signal (complex)			
<b>Output5</b>	Output5 signal (complex)			
<b>Output6</b>	Output6 signal (complex)			
<b>Output7</b>	Output7 signal (complex)			
<b>Output8</b>	Output8 signal (complex)			

## Notes

This model is used to demultiplex one complex input signal into **N** ( $1 \leq N \leq 8$ ) complex output signals. Note that only **N** ports are used to do the demultiplexing, the remaining output ports receive no data. If TYPE is set to 0, the sampling rate of the output signals are not changed. Otherwise, the sampling rate of the *i*th output port can be calculated as

$$f_s(\text{out}_i) = f_s(\text{in}) \times \frac{NS_i}{NS_1 + NS_2 + \dots + NS_8}$$

## Netlist Form

```
ACDMUX8:Name n1 n2 n3 n4 n5 n6 n7 n8 n9
nexsys_component=CDMUX8 [TYPE=val] N=val [NS1=val] [NS2=val]
[NS3=val] [NS4=val] [NS5=val] [NS6=val] [NS7=val] [NS8=val]
[Rin=val][Rout1=val] [Rout2=val] [Rout3=val] [Rout4=val]
[Rout5=val] [Rout6=val] [Rout7=val] [Rout8=val]
```


## Netlist Example

```
ACDMUX8:1 1 2 3 4 5 6 7 8 9 nexsys_component=CDMUX8 TYPE=0 N=5  
NS1=1 NS2=1 NS3=1 NS4=0 NS5=1 NS6=0 NS7=0 NS8=0
```

In this example, 1 sample is read on the input signal to **Output1** followed by 1 sample to **Output2**, ... followed by 1 sample to **Output5** and followed by 1 sample to **Output1** and so on until no sample exists at the input port. Each output sample rate equals one fifth the input sample rate.



## Multiplexer, Complex (CMUX)



Property	Description	Units	Default	Range/Type
<b>Type</b>	Output sample rate changed: 0 for No, 1 for Yes	None	0	[0, 1]/Integer
<b>NS1</b>	Number of samples to read from input1	None	1	[1, Inf]/Integer
<b>NS2</b>	Number of samples to read from input2	None	1	[1, Inf]/Integer
<b>RIN1</b>	Input1 impedance	Ohm	Inf	(0, Inf]/Real
<b>RIN2</b>	Input2 impedance	Ohm	Inf	(0, Inf]/Real
<b>ROUT</b>	Output impedance	Ohm	0	[0, Inf]/Real
<b>Ports</b>				
<b>Input1</b>	Input1 signal (complex)			
<b>Input2</b>	Input2 signal (complex)			
<b>Output</b>	Multiplexed output signal (complex)			

### Notes

This model multiplexes two complex input signals with the same sampling rate into a single complex output signal. The output signal takes NS1 samples on the first input, then NS2 samples from the second input, then NS1 samples on the first input again, continuing until no data remains for processing. If **TYPE** is set to 0, then the sampling rate of the output signals are not changed. Otherwise, the sampling rate of the *i*th output port can be calculated as

$$f_s(\text{out}) = f_s(\text{in}) \times \frac{NS1 + NS2}{NS1}$$

If the incoming signal is real, the simulator automatically inserts a real-to-complex converter internally.

### Netlist Form


```
ACMUX:Name n1 n2 n3 nexsys_component=CMUX [TYPE=val] [NS1=val] [NS2=val]  
[Rin1=val] [Rin2=val] [Rout=val]
```

### Netlist Example

```
ACMUX:1 1 2 3 nexsys_component=CMUX INPUT1=45 INPUT2=100
```

In this example, the multiplexed complex output signal consists of 45 samples from **Input1** followed by 100 samples from **Input2** followed by 45 samples from **Input1**, continuing until no more input samples remain at one or both input nodes.

## Multiplexer with Four Inputs, Complex (CMUX4)



Property	Description	Units	Default	Range/Type
<b>TYPE</b>	Output sample rate changed: 0 for No, 1 for Yes	None	0	[0, 1]/Integer
<b>N</b>	Number of input ports used for multiplexing	None	4	[1, 4]/Integer
<b>NS1</b>	Number of samples to read from input1	None	1	[1, Inf)/Integer
<b>NS2</b>	Number of samples to read from input2	None	1	[0, Inf)/Integer
<b>NS3</b>	Number of samples to read from input3	None	1	[0, Inf)/Integer
<b>NS4</b>	Number of samples to read from input4	None	1	[0, Inf)/Integer
<b>RIN1</b>	Input1 Impedance	Ohm	Inf	(0, Inf]/Real
<b>RIN2</b>	Input2 Impedance	Ohm	Inf	(0, Inf]/Real
<b>RIN3</b>	Input3 Impedance	Ohm	Inf	(0, Inf]/Real
<b>RIN4</b>	Input4 Impedance	Ohm	Inf	(0, Inf]/Real
<b>ROUT</b>	Output impedance	Ohm	0	[0, Inf)/Real
<b>Ports</b>				
<b>Input1</b>	Input1 signal (complex)			
<b>Input2</b>	Input2 signal (complex)			
<b>Input3</b>	Input3 signal (complex)			
<b>Input4</b>	Input4 signal (complex)			
<b>Output</b>	Output signal (complex)			

## Notes

This model is used to multiplex **N** ( $1 \leq N \leq 4$ ) complex input signals with the same sampling rate into a single complex output signal. Note that if only **N** input ports are used to do the multiplexing, the remaining ports are not used. If **TYPE** is set to 0, the sampling rate of the output signals are not changed. Otherwise,

the sampling rate of the output port can be calculated as  $f_s^{(out)} = f_s \times \frac{NS1+NS2+...NS4}{NS1}$

If the incoming signal is real, the simulator automatically inserts a real-to-complex converter internally.

## Netlist Form


```
ACMUX4:Name n1 n2 n3 n4 n5 nexsys_component=CMUX4
[TYPE=val] [N=val] [NS1=val] [NS2=val] [NS3=val]
[NS4=val] [Rin1=val][Rin2=val] [Rin3=val] [Rin4=val]
[Rout=val]
```

## Netlist Example

```
ACMUX4:1 1 2 3 4 5 nexsys_component=CMUX4 N=3 TYPE=0 NS1=1 NS2=1
NS3=1
```

In this example, the multiplexed complex output signal consists of one sample from **Input1** followed by 1 sample from **Input2**, ..., followed by one sample from input3 and followed by one sample from **Input1** and so on until no input sample exists at the input ports being processed. The output sample rate equals three times the first input sample rate.

## Multiplexer with Eight Inputs, Complex (CMUX8)



Property	Description	Units	Default	Range/Type
<b>TYPE</b>	Output sample rate changed: 0 for No, 1 for Yes	None	0	[0, 1]/Integer
<b>N</b>	Number of input ports used for multiplexing	None	8	[1, 8]/Integer
<b>NS1</b>	Number of samples to read from input1	None	1	[1, Inf)/Integer
<b>NS2</b>	Number of samples to read from input2	None	1	[0, Inf)/Integer
<b>NS3</b>	Number of samples to read from input3	None	1	[0, Inf)/Integer
<b>NS4</b>	Number of samples to read from input4	None	1	[0, Inf)/Integer
<b>NS5</b>	Number of samples to read from input5	None	1	[0, Inf)/Integer
<b>NS6</b>	Number of samples to read from input6	None	1	[0, Inf)/Integer
<b>NS7</b>	Number of samples to read from input7	None	1	[0, Inf)/Integer
<b>NS8</b>	Number of samples to read from input8	None	1	[0, Inf)/Integer
<b>RIN1</b>	Input1 Impedance	Ohm	Inf	(0, Inf)/Real
<b>RIN2</b>	Input2 Impedance	Ohm	Inf	(0, Inf)/Real
<b>RIN3</b>	Input3 Impedance	Ohm	Inf	(0, Inf)/Real
<b>RIN4</b>	Input4 Impedance	Ohm	Inf	(0, Inf)/Real
<b>RIN5</b>	Input 5 Impedance	Ohm	Inf	(0, Inf)/Real
<b>RIN6</b>	Input6 Impedance	Ohm	Inf	(0, Inf)/Real

<b>RIN7</b>	Input7 Impedance	Ohm	Inf	(0, Inf]/Real
<b>RIN8</b>	Input8 Impedance	Ohm	Inf	(0, Inf]/Real
<b>ROUT</b>	Output impedance	Ohm	0	[0, Inf]/Real
<b>Ports</b>				
<b>Input1</b>	Input1 signal (complex)			
<b>Input2</b>	Input2 signal (complex)			
<b>Input3</b>	Input3 signal (complex)			
<b>Input4</b>	Input4 signal (complex)			
<b>Input5</b>	Input5 signal (complex)			
<b>Input6</b>	Input6 signal (complex)			
<b>Input7</b>	Input7 signal (complex)			
<b>Input8</b>	Input8 signal (complex)			
<b>Output</b>	Output signal (complex)			

### Notes

This model is used to multiplex **N** ( $1 \leq N \leq 8$ ) complex input signals with same sampling rate into a single complex output signal. Note that if only **N** input ports are used to do the multiplexing, the remaining ports are not used. If **TYPE** is set to 0, the sampling rate of the output signals are not changed. Otherwise,

the sampling rate of the output port can be calculated as  $f_s^{(out)} = f_s \times \frac{NS1 + NS2 + \dots + NS8}{NS1}$

If the incoming signal is real, the simulator automatically inserts a real-to-complex converter internally.

### Netlist Form

```
ACMUX8:Name n1 n2 n3 n4 n5 n6 n7 n8 n9
nexsys_component=CMUX8 [TYPE=val] [N=val] [NS1=val] [NS2=val]
[NS3=val] [NS4=val] [NS5=val] [NS6=val] [NS7=val] [NS8=val]
[Rin1=val][Rin2=val] [Rin3=val] [Rin4=val] [Rin5=val]
[Rin6=val] [Rin7=val] [Rin8=val] [Rout=val]
```

### Netlist Example

```
ACMUX8:1 1 2 3 4 5 6 7 8 9 nexsys_component=CMUX8 TYPE=0 N=5
NS1=1 NS2=1 NS3=1 NS4=0 NS5=1 NS6=0 NS7=0 NS8=0
```

In this example, the multiplexed complex output signal consists of one sample from **input1** followed by 1 sample from **Input2**, followed by one sample from **Input5** and followed by one

sample from **Input1** and so on until no input sample exists at the input node which is being processed. The output sample rate equals five times the first input sample rate.

## Convolution of Two Real Input Signals (CONV)



Property	Description	Units	Default	Range/Type
<b>NS1</b>	Number of samples on the first input per invocation	None	1	[1, Inf)/Integer
<b>NS2</b>	Number of samples on the second input per invocation	None	1	[1, Inf)/Integer
<b>RIN1</b>	Input1 impedance	Ohm	Inf	(0, Inf)/Real
<b>RIN2</b>	Input2 impedance	Ohm	Inf	(0, Inf)/Real
<b>ROUT</b>	Output impedance	Ohm	0	[0, Inf)/Real
<b>Ports</b>				
<b>Input1</b>	Input1 signal (real)			
<b>Input2</b>	Input2 signal (real)			
<b>Output</b>	Output signal (real)			

### Notes

This model convolves two real input signals. The convolution is performed in the frequency domain according to the overlap-save technique [1].

If the number of samples is **INPUT1\_NSAMP** at the first input port and **INPUT2\_NSAMP** at the second input port, then the total number of samples at the output port (per invocation) is **INPUT1\_NSAMP + INPUT2\_NSAMP - 1**. Keep in mind that the convolution process is commutative, which implies that switching the input ports around should not alter the outcome at the output port.

### Netlist Form

```
ACONV:Name n1 n2 n3 nexsys_component=CONV [NS1=val] [NS2=val]
[Rin1=val] [Rin2=val] [Rout=val]
```



### Netlist Example

```
ACONV:1 1 2 3 nexsys_component=CONV NS1=300 NS2=400
```

### References

1. J. G. Proakis and D. G. Manolakis, *Digital Signal Processing*, Macmillan, 1988.

## Real Signal Correlator (CRLTR)



Property	Description	Units	Default	Range/Type
<b>COR_LEN</b>	Correlation length	None	1	[1, Inf]/Integer
<b>RIN1</b>	Input impedance	Ohm	Inf	(0, Inf]/Real
<b>RIN2</b>	Input impedance	Ohm	Inf	(0, Inf]/Real
<b>ROUT</b>	Output impedance	Ohm	0	[0, Inf]/Real
<b>Ports</b>				
<b>Input1</b>	Input1 signal (real)			
<b>Input2</b>	Input2 signal (real)			
<b>Output</b>	Output signal (real)			

### Notes

This model accepts COR\_LEN samples each on the two inputs per invocation and generates 2\*COR\_LEN-1 samples to the output. For a given two input sequences,  $x_1(n)$  and  $x_2(n)$ , the output signal  $y(n)$  is calculated as:

$$y(n) = \sum_{m=0}^{CorLen-1} x_1(m)x_2(n-m)$$

with  $n$  in the range of  $[0, 2*CorLen-1]$ . Note  $x_1(n)$  and  $x_2(n)$  are zero when  $n$  is out of the range of  $[0, CorLen-1]$  in the above equation.


### Netlist Form

```
ACRLTR:Name n1 n2 n3 nexsys_component=CRLTR COR_LEN=val  
[Rin1=val] [Rin2=val] [Rout=val]
```

### **Netlist Example**

```
ACRLTR:1 1 2 3 nexsys_component=CRLTR COR_LEN=100
```

## Toggle Complex Input Signals (CTOGGLE)



Property	Description	Units	Default	Range/Type
<b>NS</b>	The number of samples to output from Input1 before switching to Input2.	None	0	[0, Inf]/Integer
<b>RIN1</b>	Input1 impedance	Ohm	Inf	(0, Inf]/Real
<b>RIN2</b>	Input2 impedance	Ohm	Inf	(0, Inf]/Real
<b>ROUT</b>	Output impedance	Ohm	0	[0, Inf]/Real
<b>Ports</b>				
<b>Input1</b>	Input1 signal (complex)			
<b>Input2</b>	Input2 signal (complex)			
<b>Output</b>	Output signal (complex)			

### Notes

This model switches from **Input1** to **Input2** after a specified number of samples given by the parameter **NS**. The output is a replica of **Input1** for the duration of the first **NS** samples after which it consists of samples on the second input signal.

### Netlist Form

```
ACTOGGLE:Name n1 n2 n3 nexsys_component=CTOGGLE NS=val
[Rin1=val] [Rin2=val] [Rout=val]
```

### Netlist Example

```
ACTOGGLE:1 1 2 3 nexsys_component=CTOGGLE NS=8
```

## Deinterleaver (DEILV)



Property	Description	Units	Default	Range/Type
<b>BLOCK_SIZE</b>	Number of input samples to window per invocation	None	64	[1, Inf)/Integer
<b>RANDOM_SEED</b>	Random seed	None	0	[-1, Inf)
<b>FILE</b>	Data file used to generate interleaving function	None	Optional	String
<b>RIN</b>	Input impedance	Ohm	Inf	(0, Inf]/Real
<b>ROUT</b>	Output impedance	Ohm	0	[0, Inf)/Real
<b>Ports</b>				
<b>Input</b>	Input signal (real)			
<b>Output</b>	Deinterleaved input signal (real)			

### Notes

1. This model deinterleaves a real signal using given interleave functions, which may be provided by an external data file or created from computer by pseudo-random generator. During each invocation, this model deinterleaves **BLOCK\_SIZE** input samples
2. The interleave function is just a sequence of **BLOCK\_SIZE** integers:  
 $f(i) = a_i$  ( $i = 1, \dots, \mathbf{BLOCK\_SIZE}$ )  
 The output signal values related to input signal values for every **BLOCK\_SIZE** samples are: Output(  $f(i)$  ) = input(  $i$  ) ( $i = 1, \dots, \mathbf{BLOCK\_SIZE}$ )
3. The parameters **RANDOM\_SEED** and **FILE** are optional. If neither is provided, the program uses the default value of **RANDOM\_SEED**, which is 0.
4. For any non-negative values of **RANDOM\_SEED**, the program sets up a random seed from its internal random generator = **RANDOM\_SEED** and generates the interleaving function randomly.

5. An external file is used to generate interleaving function for either of the following cases:  
**RANDOM\_SEED** = -1, or **FILENAME** has been provided.

Data format for the external file is text file. The contents of the file are just **BLOCK\_SIZE** integers, which are used as interleave function.

6. This element recovers the interleaved signal if the **RANDOM\_SEED** are the same (or use same external file) for **INTLV** and **DEILV**.

### Netlist Form

```
ADEILV:Name n1 n2 nexsys_component=DEILV BLOCK_SIZE=val [RANDOM_SEED=val]  
FILE="filename" [Rin=val] [Rout=val]
```

### Netlist Example

1. Random deinterleaver:

```
ADEILV:1 1 2 nexsys_component=DEILV BLOCK_SIZE=256  
RANDOM_SEED=40435
```

2. Interleave function provided by external file:

```
ADEILV:1 3 2 nexsys_component=DEILV BLOCK_SIZE=960  
RANDOM_SEED=-1 FILE="filename"
```

```
END
```

## Interleaver (INTLV)



Property	Description	Units	Default	Range/Type
<b>BLOCK_SIZE</b>	Number of input samples to window per invocation	None	64	[1, Inf)/Integer
<b>RANDOM_SEED</b>	Random seed	None	0	[-1, Inf)/Integer
<b>FILE</b>	Data file used to generate interleaving function	None	Optional	String
<b>RIN</b>	Input impedance	Ohm	Inf	(0, Inf)/Real
<b>ROUT</b>	Output impedance	Ohm	0	[0, Inf)/Real
<b>Ports</b>				
<b>Input</b>	Input signal (real)			
<b>Output</b>	Interleaved input signal (real)			

### Notes

1. This model interleaves a real signal using given interleave functions, which may be provided by an external data file or created from computer by pseudo-random generator. During each invocation, this model deinterleaves **BLOCK\_SIZE** input samples
2. The interleave function is just a sequence of **BLOCK\_SIZE** integers:  
 $f(i) = a_i$  ( $i = 1, \dots, \mathbf{BLOCK\_SIZE}$ )  
 The output signal values related to input signal values for every **BLOCK\_SIZE** samples are:  $\text{Output}(f(i)) = \text{input}(i)$  ( $i = 1, \dots, \mathbf{BLOCK\_SIZE}$ )
3. The parameters **RANDOM\_SEED** and **FILE** are optional. If neither is provided, the program uses the default value of **RANDOM\_SEED**, which is 0.
4. For any non-negative values of **RANDOM\_SEED**, the program sets up a random seed from its internal random generator = **RANDOM\_SEED** and generates the interleaving function randomly.

5. An external file is used to generate interleaving function for either of the following cases:  
**RANDOM\_SEED** = -1, or **FILENAME** has been provided.

Data format for the external file is text file. The contents of the file are just **BLOCK\_SIZE** integers, which are used as interleave function.

6. This element recovers the interleaved signal if the **RANDOM\_SEED** are the same (or use same external file) for **INTLV** and **DEILV**.

### Netlist Form

```
AINTLV:Name n1 n2 nexsys_component=INTLV BLOCK_SIZE=val  
[RANDOM_SEED=val] FILE="filename" [Rin=val] [Rout=val]
```

### Netlist Examples

1. Random interleaver:


```
AINTLV:1 1 2 nexsys_component=INTLV BLOCK_SIZE=256  
RANDOM_SEED=40435
```

2. Interleave function provided by external file:

```
AINTLV:1 3 2 nexsys_component=INTLV BLOCK_SIZE=960 FILE="myfile"  
RANDOM_SEED=-1
```



## Limiter (LIMITER)



Property	Description	Units	Default	Range/Type
<b>VN</b>	Negative output saturation voltage	Volt	-1	(-Inf, 0]/Real
<b>VP</b>	Positive output saturation voltage	Volt	1	[0, Inf]/Real
<b>GAIN</b>	Small signal voltage gain	None	10 <sup>9</sup>	(-Inf, Inf]/Real
<b>RIN</b>	Input impedance	Ohm	Inf	(0, Inf]/Real
<b>ROUT</b>	Output impedance	Ohm	0	[0, Inf]/Real
<b>Ports</b>				
<b>Input</b>	Input signal (complex)			
<b>Output</b>	Output signal (complex)			

### Notes

1. This model performs amplitude limitation. If the input to this model is a baseband signal  $v_{in}(t)$ , the output is a baseband signal. The output quadrature-phase is 0, and in-phase signal is given as follows

$$V_{out,i}(t) = GAIN \cdot V_{in}(t), \text{ for } VN \leq GAIN \cdot V_{in,i}(t) \leq VP$$

$$V_{out,i}(t) = VN, \text{ for } GAIN \cdot V_{in,i}(t) < VN$$

$$V_{out,i}(t) = VP, \text{ for } GAIN \cdot V_{in,i}(t) > VP$$

$$V_{out,q}(t) = 0$$

If the input to this model is a bandpass signal with the in-phase and quad-phase envelopes  $V_{in,i}(t)$  and  $V_{in,q}(t)$ , the output is bandpass signal and has the same carrier frequency as the input. The output in-phase and quad-phase envelopes are given as follows, respectively

$$V_{out,i}(t) = GAIN \cdot V_{in,i}(t) \text{ and } V_{out,q}(t) = GAIN \cdot V_{in,q}(t) \text{ for } GAIN \cdot V(t) < VP$$

$$V_{out,i}(t) = [VP/V(t)] \cdot V_{in,i}(t) \text{ and } V_{out,q}(t) = [VP/V(t)] \cdot V_{in,q}(t) \text{ for } GAIN \cdot V(t) \geq VP$$

$$\text{where } V(t) = \text{SQRT}(V_{in,i}(t)^2 + V_{in,q}(t)^2)$$


### Netlist Form

```
ALIMITER:Name n1 n2 nexsys_component=LIMITER VN=val VP=val  
[GAIN=val] [Rin=val] [Rout=val]
```

### Netlist Example

```
ALIMITER:1 1 2 nexsys_component=LIMITER VN=-2V VP=2V GAIN=3
```

## Delay, Real Signal (RDELAY)



Property	Description	Units	Default	Range/Type
<b>D</b>	The number of samples by which the input signal is delayed	None	1	[0, Inf]/Integer
<b>V</b>	The value of the first D samples at the output	Volt	0.0	(-Inf, Inf)/Real
<b>RIN</b>	Input impedance	Ohm	Inf	(0, Inf]/Real
<b>ROUT</b>	Output impedance	Ohm	0	[0, Inf)/Real
<b>Ports</b>				
<b>Input</b>	Input signal (real)			
<b>Output</b>	Delayed input signal (real)			

### Notes

This model delays a real signal by a specified number of samples given by the parameter **D**. This delay effectively places **D** samples of **V** at the beginning of the output signal.


### Netlist Form

```
ARDELAY:Name n1 n2 nexsys_component=RDELAY D=val [Rin=val]
[Rout=val]
```

### Netlist Example

```
ARDELAY:1 1 2 D=8 nexsys_component=RDELAY
```

## Demultiplexer, Real (RDMUX)



Property	Description	Units	Default	Range/Type
<b>TYPE</b>	Output sample rate changed: 1 for Yes, 0 for No	None	0	[0, 1]/Integer
<b>NS1</b>	Number of samples to write to output1 per cycle	None	1	[1, Inf)/Integer
<b>NS2</b>	Number of samples to write to output2 per cycle	None	1	[1, Inf)/Integer
<b>RIN</b>	Input impedance	Ohm	Inf	(0, Inf]/Real
<b>ROUT1</b>	Output1 impedance	Ohm	0	[0, Inf)/Real
<b>ROUT2</b>	Output2 impedance	Ohm	0	[0, Inf)/Real
<b>Ports</b>				
<b>Input</b>	Input signal (real)			
<b>Output1</b>	The first demultiplexed output signal (real)			
<b>Output2</b>	The second demultiplexed output signal (real)			

### Notes

This model demultiplexes one real input signal into two real output signals. It works as follows: the first output reads NS1 samples on the input signal, the second output reads NS2 samples on the incoming signal, the first output reads again, and so on until there are no more data to be read. Based on whether the parameter “type” is set or not, the sampling rate of the two output signals can change or remain the same. Suppose the sampling rate of the input signal is  $f_s(in)$ , if TYPE is set to be 1, the sampling rate for the two outputs are  $f_s(out1) = f_s(in) \times \frac{NS1}{NS1 + NS2}$  and  $f_s(out2) = f_s(in) \times \frac{NS2}{NS1 + NS2}$  respectively.

### Netlist Form

```
ARDMUX:Name n1 n2 n3 nexsys_component=RDMUX NS1=val NS2=val  
[TYPE=val] [Rin=val] [Rout1=val] [Rout2=val]
```

### Netlist Example

```
ARDMUX:1 1 2 3 nexsys_component=RDMUX NS1=20 NS2=30
```

In this example, 20 samples are read on the input signal to **Output1** at  $n = 2$  followed by 30 samples to **Output2** at  $n = 3$  followed by 20 samples to **Output1** and so on until no more samples exist at the input port.

## Rectifier (RECTFR)



Property	Description	Units	Default	Range/Type
<b>RIN</b>	Input impedance	Ohm	Inf	(0, Inf]/Real
<b>ROUT</b>	Output impedance	Ohm	0	[0, Inf)/Real
<b>Ports</b>				
<b>Input</b>	The input signal (complex)			
<b>Output</b>	The output signal (real)			

### Notes

The output of this rectifier is:  $V_2(t) = |V_1(t)|$

### Netlist Form

```
ARECTFR:Name n1 n2 nexsys_component=RECTFR [Rin=val] [Rout=val]
```

### Netlist Example

```
ARECTFR:1 1 2 nexsys_component=RECTFR
```

## Multiplexer, Real (RMUX)



Property	Description	Units	Default	Range/Type
<b>TYPE</b>	Output sampling rate changed: 1 for Yes, 0 for No	None	0	[0, 1]/Integer
<b>NS1</b>	Number of samples to read from input1 per cycle	None	1	[1, Inf]/Integer
<b>NS2</b>	Number of samples to read from input2 per cycle	None	1	[1, Inf]/Integer
<b>RIN1</b>	Input1 impedance	Ohm	Inf	(0, Inf]/Real
<b>RIN2</b>	Input2 impedance	Ohm	Inf	(0, Inf]/Real
<b>ROUT</b>	Output impedance	Ohm	0	[0, Inf]/Real
<b>Ports</b>				
<b>Input1</b>	Input1 signal (real)			
<b>Input2</b>	Input2 signal (real)			
<b>Output</b>	Multiplexed output signal (real)			

### Notes

This model multiplexes two real input signals with the same sampling rate into a single real output signal. The output signal takes NS1 samples on the first input, then NS2 samples on the second input, then NS1 samples on the first input again, and so on until no data is available for processing. If **TYPE** is set to 0, the sampling rate of the output signals do not change. Otherwise,

the sampling rate of the *i*th output port can be calculated as  $f_{s(out)} = f_{s(in)} \times \frac{NS1 + NS2}{NS1}$

### Netlist Form

```
ARMUX:Name n1 n2 n3 nexsys_component=RMUX NS1=val NS2=val
[TYPE=val] [Rin1=val] [Rin2=val] [Rout=val]
```


### Netlist Example

```
ARMUX:1 1 2 3 nexsys_component=RMUX NS1=45 NS2=100
```

In this example, the multiplexed real output signal consists of 45 samples from Input1 followed by 100 samples from Input2 followed by 45 samples from Input1 and so on until no more input samples exist at one or both input nodes



## Toggle Real Input Signals (RTOGGLE)



Property	Description	Units	Default	Range/Type
<b>NS</b>	The number of samples to output from Input1 before switching to Input2.	None	0	[0, Inf)/Integer
<b>RIN1</b>	Input1 impedance	Ohm	Inf	(0, Inf)/Real
<b>RIN2</b>	Input2 impedance	Ohm	Inf	(0, Inf)/Real
<b>ROUT</b>	Output impedance	Ohm	0	[0, Inf)/Real
<b>Ports</b>				
<b>Input1</b>	The first input signal (real)			
<b>Input2</b>	The second input signal (real)			
<b>Output</b>	Output signal (real)			

### Notes

This model switches from **Input1** to **Input2** after a specified number of samples given by the parameter **NS**. In other words, the output is a replica of **Input1** for the duration of the first **NS** samples after which it outputs samples on the second input signal.


### Netlist Form

```
ARTOGGLE:Name n1 n2 n3 nexsys_component=RTOGGLE NS=val
[Rin=val][Rout=val]
```

### Netlist Example

```
ARTOGGLE:1 1 2 3 nexsys_component=RTOGGLE NS=8
```

## Sampler



Property	Description	Units	Default	Range/Type
<b>SAMPLE_RATE</b>	Sampling rate	Hz	1000	[1, Inf]/Real
<b>RIN</b>	Input impedance	Ohm	Inf	(0, Inf]/Real
<b>ROUT</b>	Output impedance	Ohm	0	[0, Inf]/Real
<b>Ports</b>				
<b>Input</b>	Input signal (Real)			
<b>Output</b>	Output signal (Real)			

### Notes

This model samples an incoming continuous signal to generate the corresponding discrete signal.

In a Nexxim-System circuit with a continuous source, a sampler is required at the interface of the source and the system component.

### Netlist Form

```
ASAMPLER:Name n1 n2 nexsys_component=sampler sample_rate=val
[Rin=val] [Rout=val]
```

### Netlist Example

```
ASAMPLER:1 1 2 nexsys_component=sampler sample_rate=1e6
```

## Symbol Repeater (SAMPREP)



Property	Description	Units	Default	Range/Type
<b>NOR</b>	Number of repetitions per input symbol	None	1	[1, Inf]/Integer
<b>RIN</b>	Input impedance	Ohm	Inf	(0, Inf]/Real
<b>ROUT</b>	Output impedance	Ohm	0	[0, Inf]/Real
<b>Ports</b>				
<b>Input</b>	Input signal (Real)			
<b>Output</b>	Output signal (Real)			

### Notes

This model repeats every input symbol NOR times. The sampling rate of the output is NOR times the sampling rate of the input.


### Netlist Form

```
ASAMPREP:Name n1 n2 nexsys_component=SAMPREP NOR=val
[Rin=val][Rout=val]
```

### Netlist Example

```
ASAMPREP:1 1 2 nexsys_component=SAMPREP NOR=6
```

## Schmitt Trigger Nonlinear (SCHMIT)



Property	Description	Units	Default	Range/Type
<b>VIL</b>	Lower input trigger voltage	Volt	0	(-Inf, Inf)/Real
<b>VIH</b>	Higher input trigger voltage	Volt	0	(-Inf, Inf)/Real
<b>VOL</b>	Lower output voltage	Volt	0	(-Inf, Inf)/Real
<b>VOH</b>	Higher output voltage	Volt	0	(-Inf, Inf)/Real
<b>RIN</b>	Input impedance	Ohm	Inf	(0, Inf]/Real
<b>ROUT</b>	Output impedance	Ohm	0	[0, Inf)/Real
<b>Ports</b>				
<b>Input</b>	Input signal (real)			
<b>Output</b>	Output signal (real)			

### Limits


$$VIL \leq VIH$$

$$VOL \leq VOH$$

### Notes

1. This element is a Schmitt trigger with programmable levels. The output of this element is always a baseband signal.
2. The input voltage must actually cross the threshold before the output voltage changes. For example, a trigger  $VIL=0$  and  $VIH=2$ , whose output is currently the 'low' value, does not change its output on the input sequence, 1.7V, 1.8V, 1.9V, 2.0V, 1.9V, etc.
3. The initial value of the output is VOH if the initial input is greater than VIH. The initial value of the output is VOL otherwise.
4. Example: Input and output waveforms are shown for a Schmitt trigger with the following

parameters:  $V_{IL} = 2$ ,  $V_{IH} = 5.6$ ,  $V_{OL} = 0$ , and  $V_{OH} = 2.5$ .




### Netlist Form

```
ASCHMIT:Name n1 n2 nexsys_component=SCHMIT VIL=val VIH=val  
VOL=val VOH=val [Rin=val][Rout=val]
```

### Netlist Example

```
ASCHMIT:1 1 2 nexsys_component=SCHMIT VIL=13.5mv VIH=15mv  
VOL=0 VOH=1
```

## Signal Sink (SINK)



Property	Description	Units	Default	Range/Type
RIN	Input impedance	Ohm	Inf	(0, Inf]/Real
<b>Ports</b>				
Input	Input signal (Real, Complex)			

### Notes

1. This model is used to terminate any output signal (i.e., no further processing takes place after this component). This model is normally used to terminate all open nodes in a DSP system.


### Netlist Form

```
ASINK:Name n1 nexsys_component=SINK [Rin=val]
```

### Netlist Example

```
ASINK:1 1 nexsys_component=SINK
```

## Sample and Hold (SMPLHLD)




Property	Description	Units	Default	Range/Type
<b>DECAY_RATE</b>	Output voltage decay rate, in 1/second unit	V/Sec	0	[0, Inf]/Real
<b>RIN1</b>	Input1 impedance	Ohm	Inf	(0, Inf]/Real
<b>RIN2</b>	Input2 impedance	Ohm	Inf	(0, Inf]/Real
<b>ROUT</b>	Output impedance	Ohm	0	[0, Inf]/Real
<b>Ports</b>				
<b>Input1</b>	Input1 signal (real)			
<b>Input2</b>	Input2 clock signal (real)			
<b>Output</b>	Output signal (real)			

### Notes

1. The input signal is sampled at each rising edge of the clock signal (the input is sampled at the instant when the clock signal crosses a threshold of 0.5V). In the hold state of the sample and hold the output voltage decays at a constant rate determined by the parameter **DECAY\_RATE**.
2. The output signal is always a baseband signal.
3. The input signal and output signal voltages of the SMPLHLD element, with its CLK pin tied to a clock source with period 10 msec and **DECAY\_RATE** = 0, are shown in the following

figure.



### Netlist Form

```
ASMPHLHD:Name n1 n2 n3 nexsys_component=SMPLHLD
DECAY_RATE=val [Rin1=val] [Rin2=val] [Rout=val]
```

### Netlist Example

```
ASMPHLHD:1 1 2 3 nexsys_component=SMPLHLD DECAY_RATE=0
```



## Sampling Rate Downsampler for Complex Signal (SRDC)



Property	Description	Units	Default	Range/Type
<b>DF</b>	Factor by which the input signal is downsampled	None	8	[1, Inf]/Integer
<b>OFFSET</b>	Initial samples to remove	None	0	[0, Inf]/Integer
<b>RIN</b>	Input impedance	Ohm	Inf	(0, Inf]/Real
<b>ROUT</b>	Output impedance	Ohm	0	[0, Inf]/Real
<b>Ports</b>				
<b>Input</b>	The input signal (complex)			
<b>Output</b>	The output signal (complex)			

### Notes

This model downsamples a complex input signal. After removing **OFFSET** samples on the beginning of the data, the downsampler outputs the first sample in each block of **DF** input samples. This model can be used for ideal sampling.

### Netlist Form

```
ASRDC:Name n1 n2 nexsys_component=SRDC DF=val [OFFSET=val]
[Rin=val][Rout=val]
```

### Netlist Example

```
ASRDC:1 1 2 nexsys_component=SRDC DF=16
```

## Sampling Rate Downsampler for Real Signal (SRDR)



Property	Description	Units	Default	Range/Type
<b>DF</b>	The factor by which the input signal is downsampled	None	8	[1, Inf)/Integer
<b>OFFSET</b>	Initial samples to remove	None	0	[0, Inf)/Integer
<b>RIN</b>	Input impedance	Ohm	Inf	(0, Inf]/Real
<b>ROUT</b>	Output impedance	Ohm	0	[0, Inf)/Real
<b>Ports</b>				
<b>Input</b>	Input signal (real)			
<b>Output</b>	Output signal (real)			

### Notes

This model downsamples a real input signal. After removing **OFFSET** samples on the beginning of the data, the downsampler outputs the first sample in each block of **DF** input samples. This model can be used for ideal sampling.


### Netlist Form

```
ASRDR:Name n1 n2 nexsys_component=SRDR DF=val [OFFSET=val]
[Rin=val] [Rout=val]
```

### Netlist Example

```
ASRDR:1 1 2 nexsys_component=SRDR DF=16
```

## Sampling Rate Upsampler for Complex Signal (SREC)



Property	Description	Units	Default	Range/Type
<b>EF</b>	Factor by which the input signal is upsampled	None	8	[1, Inf]/Integer
<b>RIN</b>	Input impedance	Ohm	Inf	(0, Inf]/Real
<b>ROUT</b>	Output impedance	Ohm	0	[0, Inf]/Real
<b>Ports</b>				
<b>Input</b>	Input signal (complex)			
<b>Output</b>	Output signal (complex)			

### Notes

1. This model expands the sampling rate of the complex input signal. Beginning with the first input sample, each input sample followed by EF - 1 zeros are written to the output port.

### Netlist Form

```
ASREC:Name n1 n2 nexsys_component=SREC EF=val
Rin=val] [Rout=val]
```

### Netlist Example

```
ASREC:1 1 2 nexsys_component=SREC EF=16
```

## Sampling Rate Upsampler for Real Signal (SRER)



Property	Description	Units	Default	Range/Type
<b>EF</b>	The factor by which the input signal is upsampled	None	1	[1, Inf]/Integer
<b>RIN</b>	Input impedance	Ohm	Inf	(0, Inf]/Real
<b>ROUT</b>	Output impedance	Ohm	0	[0, Inf]/Real
<b>Ports</b>				
<b>Input</b>	Input signal (real)			
<b>Output</b>	Output signal (real)			

### Notes

This model expands the sampling rate of the real input signal. Beginning with the first input sample, each input sample followed by **EF** – 1 zeros are written to the output port.


### Netlist Form

```
ASRER:Name n1 n2 nexsys_component=SRER EF=val [Rin=val]
[Rout=val]
```

### Netlist Example

```
ASRER:1 1 2 nexsys_component=SRER EF=16
```

## Voltage Controlled Switch: Type 1 (SWITCH1)



Property	Description	Units	Default	Range/Type
<b>VTHRESHOLD</b>	Control voltage threshold	Volt	0.5	(-1e+020, 1e20)/Real
<b>RIN1</b>	Input1 impedance	Ohm	Inf	(0, Inf]/Real
<b>RIN2</b>	Input2 impedance	Ohm	Inf	(0, Inf]/Real
<b>ROUT</b>	Output impedance	Ohm	0	[0, Inf]/Real
<b>Ports</b>				
<b>Input1</b>	Input1 signal (complex)			
<b>Input2</b>	Input2 signal (complex)			
<b>Output</b>	Output signal (complex)			

### Notes

1. This model performs voltage-controlled switching. The control voltage is the voltage at the second input port represented by `_V2`:

$$_V2 = V_{2I} \cos(2\pi f_{2c} t) - V_{2Q} \sin(2\pi f_{2c} t),$$

where,  $V_{2I} + jV_{2Q}$  is the voltage complex envelope at the second input port, and  $f_{2c}$  is its carrier frequency. The output carrier frequency equals to the carrier frequency of the first input signal. The voltage complex envelope ( $V_{3I} + jV_{3Q}$ ) at the output port is determined by

$$\begin{aligned} V_{3I} + jV_{3Q} &= V_{1I} + jV_{1Q} \text{ for } V_2 > V_{\text{THRESHOLD}}, \text{ and} \\ V_{3I} + jV_{3Q} &= 0 \text{ elsewhere,} \end{aligned}$$

where  $V_{1I} + jV_{1Q}$  is the voltage complex envelope at the first input port.


### Netlist Form

```
ASWITCH1:Name n1 n2 n3 nexsys_component=SWITCH1
[VTHRESHOLD=val] [Rin1=val] [Rin2=val] [Rout=Val]
```

### Netlist Example

```
ASWITCH1:1 1 2 3 nexsys_component=SWITCH1 VTHRESHOLD=1V
```

## Voltage Controlled Switch: Type 2 (SWITCH2)



Property	Description	Units	Default	Range/Type
<b>VTHRESHOLD</b>	Control voltage threshold	Volt	0.5	(-1e+020, 1e20)/Real
<b>RIN1</b>	Input1 impedance	Ohm	Inf	(0, Inf]/Real
<b>RIN2</b>	Input2 impedance	Ohm	Inf	(0, Inf]/Real
<b>ROUT1</b>	Output1 impedance	Ohm	0	[0, Inf]/Real
<b>ROUT2</b>	Output2 impedance	Ohm	0	[0, Inf]/Real
<b>Ports</b>				
<b>Input1</b>	First input signal (complex)			
<b>Input2</b>	Second input signal, control signal (complex)			
<b>Output1</b>	First output signal (complex)			
<b>Output2</b>	Second output signal (complex)			

### Notes

This model performs voltage-controlled switching. The control voltage is represented by  $\_V2$ :

$$\_V2 = V_{2I} \cdot \cos(2\pi f_{2c} t) - V_{2Q} \cdot \sin(2\pi f_{2c} t)$$

where,  $V_{2I} + jV_{2Q}$  is the voltage complex envelope at the second input port, and  $f_{2c}$  is its carrier frequency. The carrier frequency at output ports equals to the carrier of the first input port. The voltage complex envelopes ( $V_{3I} + jV_{3Q}$ ) and ( $V_{4I} + jV_{4Q}$ ) at the first and second output ports are determined by

$$V_{3I} + jV_{3Q} = V_{1I} + jV_{1Q} \text{ and } V_{4I} + jV_{4Q} = 0 \text{ for } V_2 > V_{THRESHOLD},$$

$$V_{4I} + jV_{4Q} = V_{1I} + jV_{1Q} \text{ and } V_{3I} + jV_{3Q} = 0 \text{ elsewhere,}$$

where  $V_{1I} + jV_{1Q}$  is the voltage complex envelope at the first input port.

### Netlist Form


```
ASWITCH2 n1 n2 n3 n4 nexsys_component=SWITCH2  
[VTHRESHOLD=val] [Rin1=val] [Rin2=val] [Rout1=val] [Rout2=val]
```

### Netlist Example

```
ASWITCH2:1 1 2 3 4 nexsys_component=SWITCH2 VTHRESHOLD = 1V
```



## Voltage Controlled Switch: Type 3 (SWITCH3)



Property	Description	Units	Default	Range/Type
<b>VTHRESHOLD</b>	Control voltage threshold	Volt	0.5	(-1e+020, 1e20)/Real
<b>RIN1</b>	Input1 impedance	Ohm	Inf	(0, Inf]/Real
<b>RIN2</b>	Input2 impedance	Ohm	Inf	(0, Inf]/Real
<b>RIN3</b>	Input3 impedance	Ohm	Inf	(0, Inf]/Real
<b>ROUT</b>	Output impedance	Ohm	0	[0, Inf)/Real
<b>Ports</b>				
<b>Input1</b>	First input signal (complex)			
<b>Input2</b>	Second input signal (complex)			
<b>Input3</b>	Third input signal, control signal (complex)			
<b>Output</b>	Output signal (complex)			

### Notes

1. This model performs voltage-controlled switching. The control voltage is represented by  $V_3$ :

$$\_V3 = V_{3I} \cdot \cos(2\pi f_{3c} t) - V_{3Q} \cdot \sin(2\pi f_{3c} t)$$

Where,  $V_{3I} + jV_{3Q}$  is the voltage complex envelope at the third input port, and  $f_{3c}$  is its carrier frequency. The carrier frequency  $f_{4c}$  and voltage complex envelope ( $V_{4I} + jV_{4Q}$ ) at output port are determined by

$$f_{4c} = f_{1c}, \text{ and } (V_{4I} + jV_{4Q}) = (V_{1I} + jV_{1Q}) \text{ for the condition } V_3 > VTHRESHOLD, \text{ and}$$

$$f_{4c} = f_{2c}, \text{ and } (V_{4I} + jV_{4Q}) = (V_{2I} + jV_{2Q}) \text{ elsewhere}$$

where,  $f_{1c}$ ,  $V_{1I} + jV_{1Q}$  are the carrier frequency and voltage complex envelope at the first

input port, and  $f_{2c}$ ,  $V_{2r} + jV_{2Q}$  are the carrier frequency and voltage complex envelope at the second input port.

### Netlist Form

```
ASWITCH3:Name n1 n2 n3 n4 nexsys_component=SWITCH3  
[VTHRESHOLD=val] [Rin1=val] [Rin2=val] [Rin3=val] [Rout=val]
```

### Netlist Example

```
ASWITCH3:1 1 2 3 4 nexsys_component=SWITCH3 VTHRESHOLD=1V
```

## Window (WINDOW)



Property	Description	Units	Default	Range/Type
<b>NSAMP</b>	Number of input samples to window per invocation	None	64	[1, Inf)/Integer
<b>WINDOW_LENGTH</b>	Length of window in samples	None	16	[1, Inf)/Integer
<b>WINDOW_SHIFT</b>	Initial shift of window in samples	None	1	[0, Inf)/Integer
<b>WINDOW_TYPE</b>	0: Bartlett 1: Hanning 2: Rectangular 3: Hamming 4: Blackman 5: Blackman-Harris (3 term) 6: Blackman-Harris (4 term) 7: Gaussian (alpha=3) 8: De la Valle-Poussin.	None	0	[0, 8]/Integer
<b>RIN</b>	Input impedance	Ohm	Inf	(0, Inf)/Real
<b>ROUT</b>	Output impedance	Ohm	0	[0, Inf)/Real
<b>Ports</b>				
<b>Input</b>	Input signal (real)			
<b>Output</b>	Output signal (real)			

### Notes

1. This model windows a real signal using various window functions. During each invocation, this model processes **NSAMP** input samples. The number of samples windowed is determined by **WINDOW\_LENGTH**. The position of the window's left edge is determined by **WINDOW\_SHIFT**.

### Netlist Form

```
AWINDOW:Name n1 n2 nexsys_component=WINDOW NSAMP=val  
WINDOW_LENGTH=val WINDOW_SHIFT=val WINDOW_TYPE=val  
[Rin=val][Rout=val]
```

### Netlist Example

```
AWINDOW:1 1 2 nexsys_component=WINDOW NSAMP=256  
WINDOW_LENGTH=40 WINDOW_SHIFT=10 WINDOW_TYPE=2
```

## Envelope Adaptor



Property	Description	Units	Default	Range/Type
<b>RIN</b>	Input impedance	Ohm	Inf	(0, Inf]/Real
<b>ROUT</b>	Output impedance	Ohm	0	[0, Inf)/Real
<b>Ports</b>				
<b>Input</b>	Input signal in complex format (complex)			
<b>Output</b>	Output signal in complex format (complex)			

### Notes

Nexsys only. This model is used at the interface between System behavioral models and Nexxim physical models if the signal at the interface is modulated.

### Netlist Form

```
Aenvelopeadaptor:Name n1 n2
nexsys_component=envelopeadaptor [RIN=val] [ROUT=val]
```

### Netlist Example

```
Aenvelopeadaptor:1 1 2
+ nexsys_component=envelopeadaptor RIN=50 ROUT=50
```

## Modulators

This topic describes the following System components:

["Amplitude Modulator \(AMMOD\)"](#) on the facing page

["PI/4 DQPSK Modulator \(DQPSKMOD\)"](#) on page 38-423

["Edge Modulator \(EDGEMOD\)"](#) on page 38-425

["Frequency Modulator \(FMMOD\)"](#) on page 38-427

["Gaussian Minimum Shift Keying Modulator \(GMSK\)"](#) on page 38-429

["I-Q Modulator \(IQMOD\)"](#) on page 38-433

["Logarithmic Amplifier \(LOGAMP\)"](#) on page 38-435


["Phase Modulator \(PMMOD\)"](#) on page 38-437

["Phase Shift Keying Modulator \(PSKMOD\)"](#) on page 38-439

["Quadrature Amplitude Modulator \(QAMMOD\)"](#) on page 38-440

["Symbol Mapper \(SYMMAP\)"](#) on page 38-442

## Amplitude Modulator (AMMOD)



Property	Description	Units	Default	Range
<b>FC</b>	Carrier frequency	Hz	1000000	[0, Inf)/Real
<b>P</b>	Carrier power	Watt	0	[0, Inf)/Real
<b>REF</b>	Input signal voltage level for 100 percent AM	Volt	1	[-1e6, 1e6]/Real
<b>TYPE</b>	Type of AM modulator (optional): 1: Conventional AM modulator 2: Suppressed carrier	None	1	[1, 2]/Integer
<b>RIN</b>	Input impedance	Ohm	Inf	(0, Inf]
<b>ROUT</b>	Output impedance	Ohm	0	[0, Inf)
<b>Ports</b>				
<b>Input</b>	Input signal (complex)			
<b>Output</b>	Output of amplitude modulator (complex)			

### Notes

1. This model performs amplitude modulation (AM). The input to this model is assumed to be a baseband signal  $v_{in}(t)$ . The output is an amplitude modulated bandpass signal with a carrier frequency  $FC$  and a carrier power  $P$ .

There are two different types of amplitude modulation. The output in-phase and quad-phase envelopes are given as follows, respectively

1.  $TYPE = 1$  for conventional AM modulation

$$v_{out,i}(t) = A \cdot (1 + v_{in}(t)/REF)$$

$$v_{out,q}(t) = 0$$

2.  $TYPE = 2$  for suppressed carrier

$$v_{out,i}(t) = A \cdot v_{in}(t)/REF$$

$$v_{out,q}(t) = 0$$

$A = \text{SQRT}(8 \cdot \text{ROUT} \cdot P)$  for  $FC < \text{input sampling rate}/2$  (i.e., sampled carrier output)

or

$A = \text{SQRT}(4 \cdot \text{ROUT} \cdot P)$  for  $FC > \text{input sampling rate}/2$  (i.e., complex envelope output)

### Netlist Form


```
AAMMOD:Name n1 n2 nexsys_component=AAMMOD FC=val P=val  
REF=val [TYPE=val] [Rin=Val] [Rout=Val]
```

### Netlist Example

```
AAMMOD:1 1 2 FC=1MHz P=0.002W RFE=1mV TYPE=1  
nexsys_component=AAMMOD
```



## PI/4 DQPSK Modulator (DQPSKMOD)



Property	Description	Units	Default	Range
<b>RIN1</b>	Input impedance	Ohm	Inf	(0, Inf]
<b>ROUT1</b>	Output1 impedance	Ohm	0	[0, Inf)
<b>ROUT2</b>	Output2 impedance	Ohm	0	[0, Inf)
<b>Ports</b>				
<b>Input</b>	Integer symbol values A(n) ( real)			
<b>Output1</b>	in-phase output of modulator ( real)			
<b>Output2</b>	Quadrature output of modulator (real}			

### Notes

1. This model performs PI/4DQPSK modulation. The input to this model is assumed to be the symbol values  $A(n) = 0, 1, 2, 3$  for  $n \geq 0$ . The modulation information is stored differentially in the phase. Specifically, the in-phase and quadrature outputs of the modulator are given by  $\cos(\theta(n))$  and  $\sin(\theta(n))$  respectively, where  $\theta(-1) = \pi/4$ , and  $\theta(n) = \theta(n-1) + \Delta\theta(n)$ ,  $n \geq 0$   
 $\pi/4$  if  $A(n) = 0$   
 $3 * \pi/4$  if  $A(n) = 1$   
 $\Delta\theta(n) =$   
 $7 * \pi/4$  if  $A(n) = 2$   
 $5 * \pi/4$  if  $A(n) = 3$

### Netlist Form

```
ADQPSKMOD:Name n1 n2 n3 nexsys_component=DPSQMOD [Rin=Val]
[Rout=Val]
```

### Netlist Example

ADQPSKMOD:1 1 2 3 nexsys\_component=DPSQMOD

## Edge Modulator (EDGEMOD)



Property	Description	Units	Default	Range
<b>RIN</b>	Input impedance	Ohm	Inf	(0, Inf]
<b>ROUT1</b>	Output impedance	Ohm	0	[0, Inf)
<b>ROUT2</b>	Output impedance	Ohm	0	[0, Inf)
<b>Ports</b>				
<b>Input</b>	Input signal (complex)			
<b>Output1</b>	Output of AM modulator (complex)			
<b>Output2</b>	Output of AM modulator (complex)			

### Notes

1. This model converts each three input bits into a pair of in-phase and quadrature output signals based on the EDGE 8PSK modulation. The in-phase and quadrature output values at time index  $n$  are calculated using equations

$$V_I(n) = \cos(\theta_n + \theta_{n,offset})$$

and

$$V_Q(n) = \sin(\theta_n + \theta_{n,offset})$$

respectively; where  $n$  is the total number of received symbols. The EDGE 8PSK modulation uses the following mapping of input-bit triplets onto each phase  $\Theta_n$ :

$$000 \rightarrow \frac{3\pi}{4}, 001 \rightarrow \pi, 010 \rightarrow \frac{\pi}{2}, 011 \rightarrow \frac{\pi}{4}, 100 \rightarrow -\frac{\pi}{2}, 101 \rightarrow -\frac{3\pi}{4}, 110 \rightarrow -\frac{\pi}{4}, 111 \rightarrow 0.$$

Where  $\Theta_{n, \text{offset}}$  is the additional phase shift at the time index  $n$ , equal to  $n \times 3\pi/8$ .

### Form

```
AEDGEMOD:Name n1 n2 n3 nexsys_component=EDGEMOD [Rin=val],  
[Rout1=val], [Rout2=val]
```


### Example

```
AEDGEMOD:1 1 2 3 nexsys_component=EDGEMOD
```

### References

1. GSM 05.04 (i.e., ETSI EN 300 959): "Digital cellular telecommunications system (Phase 2+); Modulation"

## Frequency Modulator (FMMOD)



Property	Description	Units	Default	Range
<b>FC</b>	Carrier frequency	Hz	0	[0, Inf)/Real
<b>P</b>	Carrier power	Watt	0	[0, Inf)/Real
<b>SEN</b>	Frequency deviation sensitivity, in Hz/Volt	Hz/V	0	[-1e6, 1e6]/Real
<b>PHASE</b>	Output phase shift	Deg	0	(-Inf, Inf)/Real
<b>RIN</b>	Input impedance	Ohm	Inf	(0, Inf]
<b>ROUT</b>	Output impedance	Ohm	50	[0, Inf)
<b>Ports</b>				
<b>Input</b>	Input signal (complex)			
<b>Output</b>	Output of frequency modulator (complex)			

### Notes

1. This model performs frequency modulation (FM). The input to this model is assumed to be a baseband signal  $v_{in}(t)$ . The output is an FM modulated bandpass signal with carrier frequency FC and carrier power P. The output in-phase and quad-phase envelopes are given as follows, respectively

$$v_{out,i}(t) = A \cdot \cos(\Theta(t)+\text{phase})$$

$$v_{out,q}(t) = A \cdot \sin(\Theta(t)+\text{phase})$$

where

$$\Theta(t) = \int (2\pi\text{SEN} \cdot v_{in}(t)) dt$$

and

$$A = \text{SQRT}(8 \cdot \text{ROUT} \cdot P) \text{ for } FC < \text{input sampling rate}/2 \text{ (i.e., sampled carrier output)}$$

or

$$A = \text{SQRT}(4 \cdot \text{ROUT} \cdot P) \text{ for } FC > \text{input sampling rate}/2 \text{ (i.e., complex envelope output)}$$

### Netlist Form

```
AFMMOD:Name n1 n2 nexsys_component=FMMOD FC=val P=val  
SEN=val [PHASE=Val] [Rin=Val] [Rout=Val]
```

### Netlist Example

```
AFMMOD:1 1 2 nexsys_component=FMMOD FC=1MHz P=0.002W SEN=1.2  
PHASE=45deg
```

## Gaussian Minimum Shift Keying Modulator (GMSK)



Property	Description	Units	Default	Range
<b>NB</b>	Number of bits per symbol	None	1	(0, 8]/Integer
<b>MOD_INDEX</b>	Modulation index of GMSK modulator	None	0.5	(0, 1]/Integer
<b>NUM_SAMPLES</b>	Number of samples per symbol	None	8	(0, Inf]/Integer
<b>RESPONSE_LENGTH</b>	Length of Gaussian filter impulse response in symbols	None	4	(0, Inf]/Real
<b>NORMALIZED_BW</b>	Normalized bandwidth of Gaussian filter	Hz	0.3	(0, 1]/Integer
<b>RIN</b>	Input impedance	Ohm	Inf	(0, Inf]
<b>ROUT1</b>	Output impedance	Ohm	0	[0, Inf)
<b>ROUT2</b>	Output impedance	Ohm	0	[0, Inf)
<b>Ports</b>				
<b>Input</b>	Input symbols in the range 0, 1, ..., M - 1, where $M = 2^{NB}$ (real)			
<b>Output1</b>	in-phase output of GMSK modulator (real)			
<b>Output2</b>	Quadrature output of GMSK modulator (real)			

### Notes

1. This model modulates a sequence of input symbols that have values in the range 0 to  $M - 1$ , where  $M = 2^{NB}$ .

The input to this model must be the symbol values  $A_i$ , where  $0 \leq A_i \leq M - 1$ , and  $M = 2^{NB}$ . Each  $A_i$  input symbol value is then internally converted to the symbol value  $K_i$ , where

$K_i = 2 * (A_i + 1) - M$ . This implies that the values  $K_i$  may assume are  $-(M - 1), \dots, -5, -3, -1, +1, +3, +5, \dots, +(M - 1)$ .

For example, when  $NB = 1$  (i.e., each symbol is represented by one bit as in the binary case), the values  $K_i$  might assume are -1 and +1 only.

Each  $K_i$  symbol value (representing  $NB$  bits) is then upsampled by **NUM\_SAMPLES** by adding **NUM\_SAMPLES - 1** zeros after each  $K_i$  symbol value. In other words, **NUM\_SAMPLES** represents the number of samples per symbol inside the GMSK modulator. Upsampling is performed because this model involves a Gaussian filtering process to frequency modulate the carrier.

The  $n$ -th sample of the in-phase and quadrature outputs of the GMSK modulator is given by  $\cos(\theta(n))$  and  $\sin(\theta(n))$  respectively, where

$$\theta(n) = 2 * \text{PI} * \text{MODULATION\_INDEX} * \text{SUM\_1}(K_i * q[n - i]) + \text{PI} * \text{MODULATION\_INDEX} * \text{SUM\_2}(K_i)$$

where the limits of **SUM\_1** are from  $i = n - \text{RESPONSE\_LENGTH} + 1$  to  $n$ , and the limits of **SUM\_2** are from  $i = 0$  to  $n - \text{RESPONSE\_LENGTH}$ .

The filter coefficients  $q[i]$ ,  $0 \leq i \leq \text{RESPONSE\_LENGTH} * \text{NUM\_SAMPLES} - 1$ , are determined from integrating a Gaussian filter's impulse response [1]. The duration of this impulse response (in samples) is **RESPONSE\_LENGTH \* NUM\_SAMPLES**.

The frequency response of the Gaussian filter is determined by the normalized bandwidth (**NORMALIZED\_BW**) which is given by  $B * T$ , where  $B$  is the 3dB-bandwidth of the Gaussian filter and  $T$  is the symbol duration. For example, the bit rate in the GSM system ( $NB = 1$ ) is 3.69  $\mu\text{S}$ , therefore, a normalized bandwidth of **NORMALIZED\_BW** = 0.3 (used by the GSM system) should correspond to a Gaussian filter's 3dB-bandwidth of 81.25 KHz.

### Netlist Form

```
AGMSK:Name n1 n2 n3 nexsys_component=GMSK NB=val
MODULATION_INDEX=val NUM_SAMPLES=val + RESPONSE_LENGTH=val
NORMALIZED_BW=val [Rin=Val] [Rout=Val]
```

### Netlist Examples

#### 1. Example 1:

```
AGMSK:1 1 2 3 nexsys_component=GMSK NB=1
MODULATION_INDEX=0.5 NUM_SAMPLES=2
+ RESPONSE_LENGTH=3 NORMALIZED_BW=0.3
```



The parameters in this example correspond to those used by the GSM system. A typical input sequence and the corresponding output sequence are shown in the following table:

Input to GMSK	Modified unsampled Input	in-phase Output	Quadrature Output
1	+1.000	1.000	0.009
	0.000	0.994	0.111
0	-1.000	0.884	0.468
	0.000	0.563	0.826
0	-1.000	0.571	0.821
	0.000	0.930	0.368
.	.	.	.
	.	.	.
.	.	.	.
	.	.	.

## 2. Example 2:

```
AGMSK 1 2 3 nexsys_component=GMSK NB=2 MODULATION_INDEX=0.5
NUM_SAMPLES=3 + RESPONSE_LENGTH=4 NORMALIZED_BW= 0.25
```


Input to GMSK	Modified unsampled Input	in-phase Output	Quadrature Output
2	+1.000	1.000	0.001
	0.000	1.000	0.008
	0.000	0.999	0.039
1	-1.000	0.992	0.126
	0.000	0.952	0.305
	0.000	0.839	0.544
1	-1.000	0.676	0.737
	0.000	0.600	0.800
	0.000	0.703	0.711
2	+1.000	0.901	0.434
	0.000	1.000	0.000

	0.000	0.901	-0.434
2	+1.000	0.703	-0.711
	0.000	0.606	-0.796
	0.000	0.703	-0.711
3	+3.000	0.903	-0.438
	0.000	0.999	0.034
	0.000	0.823	0.568
3	+3.000	0.260	0.966
	0.000	-0.610	0.793
	0.000	-0.966	-0.259
0	-3.000	0.074	-0.997
	0.000	1.000	-0.029
	0.000	0.222	0.975
.	.	.	.
	.	.	.
	.	.	.
.	.	.	.

## References

1. Raymond Steele, *Mobile Radio Communications*, Pentech Press, 1992.

## I-Q Modulator (IQMOD)



Property	Description	Units	Default	Range
FC	Carrier frequency	Hz	0	[0, Inf)/Real
CP	Carrier power	Watt	0.01	[0, Inf)/Real
VREF	Input signal voltage level	Volt	1	[-10e-6, 10e6]/Real
PHIQ	I-Q phase imbalance	Deg	0	[-180, 180]/Real
RIN1	Input impedance	Ohm	Inf	(0, Inf]
RIN2	Input impedance	Ohm	Inf	(0, Inf]
ROUT	Output impedance	Ohm	0	[0, Inf)
<b>Ports</b>				
Input1	First input signal (real)			
Input2	First second signal (real)			
Output	Output signal (complex)			

### Notes

- For a given in-phase and quadrature baseband signals  $V_{In}(t)$  and  $V_{Qin}(t)$ , the output voltage is computed according to:

$$V_{out}(t) = \text{Re}\{U(t)e^{j2\pi F_c t}\}$$

where

$$\text{Re}\{U(t)\} = (A/VREF)[V_{In}(t) - V_{Qin}(t) \sin(PHIQ)]$$

, and

$$I_m\{U(t)\} = (A / VREF) [V_{Qin}(t) \cos(PHIQ)]$$

With

$$A = \sqrt{2 \cdot 50 \cdot CP}$$

(CP in Watts)

### Netlist Form

```
AIQMOD:Name n1 n2 n3 nexsys_component=IQMOD FC=val CP=val  
VREF=val PHIQ=val [Rin=val] [Rout=val]
```

### Netlist Example

```
AIQMOD:1 1 2 3 nexsys_component=IQMOD FC=0HZ CP=.01W VREF=1V  
PHIQ=0DEG
```

## Logarithmic Amplifier (LOGAMP)



Property	Description	Units	Default	Range
SEN	Log sensitivity, in voltage units per dB	V/dB	0	[0, Inf)/Real
PL	Low input power	Watt	0	[1e-23, 1e17]/Real
E	Peak log error, in dB	dB	0	[0, 200]/Real
EC	Log error cycle, in dB	dB	1	[0, 200]/Real
RIN	Input impedance	Ohm	Inf	(0, Inf]
ROUT	Output impedance	Ohm	0	[0, Inf)
<b>Ports</b>				
<b>Input</b>	Input signal (complex)			
<b>Output</b>	Output signal (complex)			

### Notes

1. This model performs logarithmic amplification. The input to this model is assumed to be a bandpass signal with in-phase and quad-phase envelopes  $v_{in,i}(t)$  and  $v_{in,q}(t)$ . The output is a bandpass signal and has same carrier frequency as the input. The output in-phase and quad-phase envelopes are logarithmically amplified as follows

$$v_{out,i}(t) = M2(t) \cdot v_{in,i}(t)/A1(t)$$

$$v_{out,q}(t) = M2(t) \cdot v_{in,q}(t)/A1(t)$$

where

$$A1(t) = \text{SQRT}(v_{in,i}(t)^2 + v_{in,q}(t)^2)$$

$$M2(t) = 20 \cdot \text{SEN} \cdot \text{LOG}_{10}(A1(t)/VL) + \text{SEN} \cdot E \cdot \sin(\Theta) \text{ for } A1(t) > VL$$

$$M2(t) = 0 \text{ for } A1(t) \leq VL$$

$$VL = \text{SQRT}(2 \cdot 50 \cdot PL)$$

$$\Theta = 2 \cdot \pi \cdot (PA - 10 \cdot \text{LOG}_{10}(PL))/EC$$

$$PA = 10 \cdot \text{LOG}_{10}(A1(t)^2/(2 \cdot 50))$$


### Netlist Form

```
ALOGAMP:Name n1 n2 nexsys_component=LOGAMP SEN=val PL=val  
E=val EC=val [Rin=val] [Rout=val]
```

### Netlist Example

```
ALOGAMP:1 1 2 nexsys_component=LOGAMP SEN=1.2 PL=10W  
E=0.75dB EC=10dB
```

## Phase Modulator (PMMOD)



Property	Description	Units	Default	Range
<b>FC</b>	Carrier frequency	Hz	100000	[0, Inf]/Real
<b>P</b>	Carrier power	Watt	0	[0, Inf]/Real
<b>SEN</b>	Phase deviation sensitivity, in rad per second per volt	Radian/Sec/Volt	1	[-1e6, 1e6]/Real
<b>RIN</b>	Input impedance	Ohm	Inf	(0, Inf]
<b>ROUT</b>	Output impedance	Ohm	0	[0, Inf)
<b>Ports</b>				
<b>Input</b>	Input signal (complex)			
<b>Output</b>	Output of phase modulator (complex)			

### Notes

1. This model performs phase modulation. The input to this model is assumed to be a baseband signal  $v_{in}(t)$ . The output is a phase modulated bandpass signal with carrier frequency  $FC$  and carrier power  $P$ . The output in-phase and quad-phase envelopes are given as follows, respectively

$$v_{out,i}(t) = A \cdot \cos(\Theta(t))$$

$$v_{out,q}(t) = A \cdot \sin(\Theta(t))$$

where

$$\theta(t) = SEN \cdot v_{in}(t)$$

and

$A = \text{SQRT}(8 \cdot \text{ROUT} \cdot P)$  for  $FC < \text{input sampling rate}/2$  (i.e., sampled carrier output)

or

$A = \text{SQRT}(4 \cdot \text{ROUT} \cdot P)$  for  $FC > \text{input sampling rate}/2$  (i.e., complex envelope output)

### Netlist Form


```
APMMOD:Name n1 n2 nexsys_component=PMMOD FC=val P=val  
SEN=val [Rin=Val] [Rout=Val]
```

### Netlist Example

```
APMMOD:1 1 2 nexsys_component=PMMOD FC=1MHz P=0.002W SEN=1.2
```



## Phase Shift Keying Modulator (PSKMOD)



Property	Description	Units	Default	Range
<b>M</b>	The order of the signal space. M = 2: BPSK  M = 4: QPSK, etc.	None	2	[2, 128]/Integer
<b>RIN</b>	Input impedance	Ohm	Inf	(0, Inf]
<b>ROUT1</b>	Output impedance	Ohm	0	[0, Inf)
<b>ROUT2</b>	Output impedance	Ohm	0	[0, Inf)
<b>Ports</b>				
<b>Input</b>	Input signal of symbols in the range 0,....., M -1 ( integer)			
<b>Output1</b>	The real part of the complex output signal (real)			
<b>Output2</b>	The imaginary part of the complex output signal (real)			

### Notes

1. This model maps the integer input symbols, each in the range 0,....., M -1, into a complex (real and imaginary) output value. The complex value of the output is given by  
 $\exp(j * 2 * \text{PI} * k / M)$  M = 2  
 $\exp(j * 2 * \text{PI} * (k + 1/2) / M)$ , M = 4, 6, 8, ..


### Netlist Form

```
APSKMOD n1 n2 n3 nexsys_component=PSKMOD M=val [Rin=val]
[Rout=val]
```

### Netlist Example

```
APSKMOD:1 1 2 3 nexsys_component=PSKMOD M=4
```

## Quadrature Amplitude Modulator (QAMMOD)



Property	Description	Units	Default	Range
<b>M</b>	Order of QAM constellation	None	4	(0, Inf)/Integer
<b>RIN</b>	Input impedance	Ohm	Inf	(0, Inf]
<b>ROUT1</b>	Output impedance	Ohm	0	[0, Inf)
<b>ROUT2</b>	Output impedance	Ohm	0	[0, Inf)
<b>Ports</b>				
<b>Input</b>	Input signal (real)			
<b>Output1</b>	in-phase output (real)			
<b>Output2</b>	Quadrature output (real)			

### Notes

- For a given stream of input bits, this model combines every incoming  $N$  bits, where  $N = \text{Log}_2(M)$

and  $M$  is the order of the constellation space (i.e.,  $M=4$  for 4-QAM,  $M=16$  for 16-QAM, and  $M=64$  for 64-QAM).

Each incoming  $N$  bits are split into half,  $N/2$  bits are used to compute the in-phase output sample and the other  $N/2$  bits are used to compute the corresponding quadrature output sample.

For each  $N/2$  input bits (per I and Q), the corresponding in-phase and quadrature output samples are computed according to

$$I = 2M_I + 1 - \sqrt{M}$$

$$Q = 2M_Q + 1 - \sqrt{M}$$

Where,  $M_I$  and  $M_Q$  are the corresponding decimal values of the  $N/2$  in-phase and quadrature binary bits. The output (I and Q) symbol rate is equal to  $1/N$  times the input bit rate.


**Netlist Form**

```
AQAMMOD:Name n1 n2 n3 nexsys_component=AQAMMOD M=val [Rin=Val]
[Rout=Val]
```

**Netlist Example**

```
AQAMMOD:1 1 2 3 nexsys_component=AQAMMOD M=4
```

## Symbol Mapper (SYMMAP)



Property	Description	Units	Default	Range
<b>Bits</b>	Bits per output symbol	None	2	[1,Inf]/Integer
<b>File</b>	Symbol mapping file with IQ data	None	None	String
<b>RIN</b>	Input impedance	Ohm	Inf	(0, Inf]
<b>ROUT1</b>	Output impedance	Ohm	0	[0, Inf]
<b>ROUT2</b>	Output impedance	Ohm	0	[0, Inf]
<b>Ports</b>				
<b>Input</b>	Input signal (real)			
<b>Output1</b>	in-phase output (real)			
<b>Output2</b>	Quadrature output (real)			

### Notes

#### Netlist Form

```
ASYMMAP:Name n1 n2 n3 Nexsys_component=symmap bits=val
file=file_reference [Rin=Val] [Rout=Val]
```

#### Netlist Example

```
ASYMMAP:24 net11 net42 net3 Nexsys_component=symmap
+ bits=4 file="bitfile.txt"
```

## Nonlinear RF

This topic describes the following System components:

["Amplifier \(AMP\)"](#) on the next page

["Mixer \(MIXER\)"](#) on page 38-448

## Amplifier (AMP)



Property	Description	Units	Default	Range/Type
<b>FILE</b>	File name that holds the data	None	Optional	String
<b>MS11</b>	Magnitude of S11 in dB	dB	-1e+020	(-Inf, 200]/Real
<b>PS11</b>	Phase of S11	Deg	0	[-180, 180]/Real
<b>MS12</b>	Magnitude of S12 in dB	dB	-1e+020	(-Inf, 200]/Real
<b>PS12</b>	Phase of S12	Deg	0	[-180, 180]/Real
<b>MS21</b>	Magnitude of S21 in dB	dB	0	(-Inf, 200]/Real
<b>PS21</b>	Phase of S21	Deg	0	[-180, 180]/Real
<b>MS22</b>	Magnitude of S22 in dB	dB	-1e+020	(-Inf, 200]/Real
<b>PS22</b>	Phase of S22	Deg	0	[-180, 180]/Real
<b>OIP3</b>	Output power at third order intercept point	dBm	0	[0, Inf)/Real
<b>P1dB</b>	Output power at 1 dB compression point	dBm	0	[0, Inf)/Real
<b>Psat</b>	Output power at saturation	dBm	0	[0, Inf)/Real
<b>TEMP</b>	Local temperature	Cel	25	(0, Inf)/Real
<b>NF</b>	Noise figure in dB	dB	0	[0, 200]/Real
<b>FMIN</b>	Minimum noise figure in dB	dB	0	[0, 200]/Real
<b>MGO</b>	Magnitude of optimum noise figure reflection coefficient	None	0	[0, Inf)/Real
<b>PGO</b>	Phase of optimum noise figure reflection	Deg	0	(-Inf, Inf)/Real

Property	Description	Units	Default	Range/Type
	coefficient			
<b>RN</b>	Real equivalent normalized noise resistance	Ohm	0	[0, Inf)/Real
<b>MINF</b>	Harmonics below MINF ignored	Hz	0	[0, Inf)/Real
<b>MAXF</b>	Harmonics above MAXF ignored	GHz	100	[0, Inf)/Real

## Notes

1.  $OIP3(dBm) = P1dB(dBm) + 10.64 \text{ dB}$ .
2. Either OIP3 or P1dB can be specified, but not both.
3. If noise figure (NF) and the noise parameters (FMIN, MGO, PGO, and RN) are both specified, the noise parameters are used for noise calculations.
4. For more accurate calculations, measured or circuit simulation data can be supplied using Extended NMF (Neutral Model Format). Extended NMF files should have a ".nmf" extension (e.g., AmpData.nmf).

**Note:** NMF, or Neutral Model Format, is designed to be a common file format that allows data transfer among microwave simulators. **Electronics Desktop** supports the linear table-based data subset of the NMF specification. The full MDE Neutral Model Format Specification must be obtained on the MAFET consortium.

5. Amplifier measured data can be one of or a combination of the following:
  - AM-AM and AM-PM compression data
  - S-parameters
  - NF
  - Noise parameters: FMIN, GOPT, RN
  - IP3
6. Measured data overrides model parameters. For example, if the MS21 parameter is specified and at the same time measured S-parameter data is referenced in an external data file, the calculations is based on the measured S-parameter data.
7. Measured data can be a function of several independent variables such as input frequency (Tone1 or Freq), input power (P1), and temperature (TEMP).

## 8. The format for specifying data in extended NMF is:

```

!           Start of First Block
BEGIN BLOCK
!           Start with Block Header
VAR   PARAMETER   = Xn           UNIT:string           INTERPOLATION:YES|NO
-
-
-
VAR   PARAMETER   = X2           UNIT:string           INTERPOLATION:YES|NO
VAR   PARAMETER   = X1           UNIT:string           INTERPOLATION:YES|NO
VAR   PARAMETER   = X0           UNIT:string           INTERPOLATION:YES|NO
!           X0 is the parameterized table variable
!           End of Header
!
!           Start of DataSet1
VAR   Xn          = val
-
-
VAR   X2          = val
VAR   X1          = val
BEGIN DATA
%           A(string)  B(string)  C(string)...      ! Required
val      val         val         val
val      val         val         val
...
val      val         val         val
END
!           End of DataSet1
!
!           Start of DataSet2
VAR   Xn          = val
-
-
VAR   X2          = val
VAR   X1          = val
BEGIN DATA
%           A(string)  B(string)  C(string)...      ! optional
val      val         val         val
val      val         val         val
...
val      val         val         val
END
-
END BLOCK

```

Note that for the extended NMF data shown above:

- a.  $A(string)$  in a dataset is used to define the name of the column and describe the unit/format of each data column.

$A$  is the name

$string = string1 \text{ UNIT:string2}$

$string1$  is optional and represents the format information. The format can assume one of the following values:



REAL (default).

RI (expects a 2-column data with no header required for the second imaginary column).

MA (expects a 2-column data with no header required for the second angle column).

dB (expects a 2-column data with no header required for the second angle column).

UNIT:*string2* is optional and represents the unit information e.g., pF, dB, dBm.

- b. A data block must always start with BEGIN BLOCK and end with END BLOCK unless a data file has a single data block, in which case these two statements are not required.
- c. A dataset within a data block always starts with BEGIN DATA and ends with END.
- d. Datasets within a given data block must be of the same type and have the same number of columns. The header of a dataset is only required for the first data set and assumed optional for the remaining datasets. If a header is used with each dataset, the same header must be used for all data sets within a given data block.
- e. Multiple data blocks supporting multiple data formats are allowed to be present in a single NMF data file with each data block identified by its corresponding BEGIN BLOCK and END BLOCK statements.
- f. Multiple data blocks supporting the same data format are not allowed.


### Netlist Form

```
AAMP:Name n1 n2 nexsys_component=AMP [MS11=val] [MS12=val] ...  
[T=val]
```

### Netlist Example

```
AAMP:1 12 15 nexsys_component=AMP MS21=-5dB NF=2.5 OIP3=17dBm
```

## Mixer (MIXER)



Property	Description	Units	Default	Range/Type
<b>FILE</b>	File name that holds the data	None	Optional	String
<b>MS11</b>	Magnitude of S11 in dB	dB	-1e+020	(-Inf, 200]/Real
<b>PS11</b>	Phase of S11	Deg	0	[-180, 180]/Real
<b>MS22</b>	Magnitude of S22 in dB	dB	-1e+020	(-Inf, 200]/Real
<b>PS22</b>	Phase of S22	Deg	0	[-180, 180]/Real
<b>CONVGAINMAG</b>	RF (IN) to IF (OUT) gain in dB	dB	0	(-Inf, 200]/Real
<b>CONVGAINPHASE</b>	RF (IN) to IF (OUT) phase shift	Deg	0	[-180, 180]/Real
<b>LOTOIFISOLATION</b>	LO to IF (OUT) isolation in dB	dB	200	[0, 200]/Real
<b>RFTOIFISOLATION</b>	RF (IN) to IF (OUT) isolation in dB	dB	200	[0, 200]/Real
<b>IFTORFISOLATION</b>	IF (OUT) to RF (IN) isolation in dB	dB	200	[0, 200]/Real
<b>OIP3</b>	Output power at third order intercept point	dBm	0	[0, Inf)/Real
<b>P1dB</b>	Output power at 1dB compression point	dBm	0	[0, Inf)/Real
<b>Psat</b>	Output power at saturation	dBm	0	[0, Inf)/Real

Property	Description	Units	Default	Range/Type
<b>TEMP</b>	Local temperature	Cel	298	(0, Inf)/REAL
<b>NF</b>	Noise figure in dB	dB	0	[0, 200]/Real
<b>FMIN</b>	Minimum noise figure in dB	dB	0	[0, 200]/Real
<b>MGO</b>	Magnitude of optimum noise figure reflection coefficient	None	0	(0, Inf)/Real
<b>PGO</b>	Phase of optimum noise figure reflection coefficient	Deg	0	(-Inf, Inf)/Real
<b>RN</b>	Real equivalent normalized noise resistance	Ohm	0	[0, Inf)/Real
<b>NRF</b>	RF (IN) frequency multiplier	None	1	(-Inf, Inf)/Integer
<b>NLO</b>	LO frequency multiplier	None	-1	(-Inf, Inf)/Integer
<b>MAXO</b>	Maximum order for spurs	None	10	(0, Inf)/Real
<b>MINF</b>	Spurs below MINF ignored	Hz	0	(0, Inf)/Real
<b>MAXF</b>	Spurs above MAXF ignored	GHz	100	(0, Inf)/Real
<b>MINP</b>	Spurs below MINP ignored	Watt	0	(0, Inf)/Real
<b>FLO</b>	LO Frequency	Hz	1	(0, Inf)/Real
<b>PLO</b>	LO Power	Watt	1	(-Inf, Inf)/Real
<b>F1</b>	First frequency offset from FLO	Hz	0	(10, Inf)/Real
<b>F2</b>	Second frequency offset from FLO	Hz	0	(F1, Inf)/Real
<b>M2</b>	Phase noise magnitude at F2	Deg	-180	[-180,0]/Real
<b>TYPE</b>	0 for low Q 1 for High Q	None	0	0 , 1
<b>SEED</b>	Random seed (Nexsys only)	None	0	(0, Inf)/Real

## Notes

1. Mixer S-parameters and noise parameters are treated as if they are measured on a two-port black box. The fact that the input and output frequencies are different is ignored during analysis. The input frequency is always used for interpreting any measurement data associated with this element.

2. The nonlinear figures of merit (OIP2, OIP3, P1dB, and PSAT) are specified based on the reference LO power (PLO).
3.  $OIP3(dBm) = P1dB(dBm) + 10.64 \text{ dB}$ .
4. Either OIP3 or P1dB can be specified, but not both.
5. This model accepts all the linear and nonlinear two-port measurement data used by the amplifier (AMP) model. (see examples of measured data for the [AMP model](#)).
6. The oscillator noise frequency offset parameters **F1** and **F2** must be consistent with the **TYPE**. For a low qload (**TYPE = 0**), **F1** and **F2** correspond to  $F_C$  and  $F_{LO}/2qload$  respectively. For a high qload (**TYPE = 1**), **F1** and **F2** correspond to  $F_{LO}/2qload$  and  $F_C$ , respectively. (See the one port oscillator element ([OSC](#)) in the *Sources* topic for more details).
7. This model accepts MIXERSPURS data tables.

```
BEGIN BLOCK
VAR MODELTYPE = MIXERSPURS
VAR          SPURINFO = REF
VAR          MATRIXTYPE = SINGLE_SIDED
VAR          MAXORDER = 10
VAR          PARAMETER = PLO Unit:dbm INTERPOLATION:Yes
VAR          PARAMETER = PRF Unit:dbm INTERPOLATION:Yes

VAR PLO = 10dbm ! Reference LO power
VAR PRF = -20dbm ! Reference input power

BEGIN DATA
% MIXERSPURS MAXORDER = 10
*0 1 2 3 4 5 6 7 8 9 10
20 18 32 40 50 60 70 80 90 100 110
30 0 40 50 60 70 80 90 100 110
40 20 50 60 70 80 90 70 110
50 30 60 70 80 70 80 110
60 40 70 70 80 90 100
70 50 80 90 100 110
80 60 90 100 110
90 70 100 100
100 80 110
110 100
120
END

END BLOCK
```

8. For any MIXERSPURS data table:

$N_{RF}$  = The row number = harmonic number for the input carrier frequency ( $F_{RF}$ )

$N_{LO}$  = The column number = harmonic number for the LO frequency ( $F_{LO}$ )

$P_{RFREF}$  = The reference input power level, in dBm

$P_{LOREF}$  = The reference LO power level, in dBm

$SPUR(N_{RF} \times F_{RF} + N_{LO} \times F_{LO})$  = The power level of the  $N_{RF} \times N_{LO}$  IM product, in dB, relative to the fundamental output power level.

In the MIXERSPURS data table above,  $N_{RF} = 0, 1, 2, \dots, 10$  and  $N_{LO} = 0, 1, 2, \dots, 10$  with  $N_{RF} + N_{LO} \leq \text{MAXO}$  (default = 10).

For example, the table entry  $SPUR(3 \times F_{RF} + 2 \times F_{LO}) = 60\text{dB}$  implies that the power level of the  $3 \times F_{RF} + 2 \times F_{LO}$  intermodulation product is 60 dB below the power level of the fundamental output frequency. The power level in dBm of the  $3 \times F_{RF} + 2 \times F_{LO}$  IM product is given by:

$$P_{N_{RF}N_{LO}} = P_{RFREF} + S21(\text{dB}) - SPUR(3 \times F_{RF} + 2 \times F_{LO})$$

In general, if the input and LO power levels are identical to the reference power levels specified in the MIXERSPURS data table, the power level in dBm of each generated IM product (in association with the MIXERSPURS data table) is given by:

$$P_{N_{RF}N_{LO}} = P_{RFREF} + S21(\text{dB}) - SPUR(N_{RF} \times F_{RF} + N_{LO} \times F_{LO})$$

This formula is accurate for  $P_{RF} = P_{RFREF}$  and  $P_{LO} = P_{LOREF}$ .

If the actual input RF power  $P_{RF}$  is not equal to the specified reference PRF power  $P_{RFREF}$  and/or the actual LO input power  $P_{LO}$  is not equal to the specified reference LO power  $P_{LOREF}$ , the output IM product formula is adjusted:

$$P_{N_{RF}N_{LO}} = P_{RFREF} + S21(\text{dB}) - SPUR(N_{RF} \times F_{RF} + N_{LO} \times F_{LO}) + ADJ$$

$$ADJ = (|N_{LO}|)(P_{LO} - P_{LOREF}) + (|N_{RF}| - 1)(P_{RF} - P_{RFREF})$$

The adjustment is typically reasonable for  $P_{LO}$  levels not exceeding the reference power  $P_{LOREF}$  by 3dBm and for  $P_{RF}$  levels not exceeding the reference power  $P_{RFREF}$  by 7dBm.

### Netlist Form

```
AMIXER:Name n1 n2 nexsys_component=MIXER [T=val] [MS11=val] . .  
.
```

### Netlist Example

```
AMIXER:A 12 15 nexsys_component=MIXER CONVGAINMAG =-5dB  
OIP3=17dBm
```

## Probes

This topic describes the following System components:

["Adjacent Channel Power Ratio Probe \(ACPRP\)"](#) on the next page

["Average Power Probe \(AVGPP\)"](#) on page 38-456

["Bit Error Rate Probe \(BERP\)"](#) on page 38-458

["Bandwidth Power Probe \(BP\)"](#) on page 38-460

["Complementary Cumulative Distribution Function Probe \(CCDFP\)"](#) on page 38-461

["Cumulative Distribution Function Probe \(CDFP\)"](#) on page 38-462

["Crest Factor Probe \(CFP\)"](#) on page 38-464

["Error Vector Magnitude Probe \(EVMP\)"](#) on page 38-465

["Frequency Trajectory Probe \(FTRAJP\)"](#) on page 38-468

["Histogram Probe \(HISTP\)"](#) on page 38-469

["Modulation Error Ratio Probe \(MERP\)"](#) on page 38-470

["Peak-to-Average Power Probe \(PAPP\)"](#) on page 38-472

["Probability Density Function Probe \(PDFP\)"](#) on page 38-473

["Phase Noise Probe \(PNP\)"](#) on page 38-474

["Power Spectral Density Probe \(PSDP\)"](#) on page 38-476

["Root Mean Square Probe \(RMSP\)"](#) on page 38-479

["Signal to Noise & Distortion Probe \(SINADP\)"](#) on page 38-481

["Signal Probe \(SP\)"](#) on page 38-483

["Voltage Probe \(VP\)"](#) on page 38-485

## Adjacent Channel Power Ratio Probe (ACPRP)



Property	Description	Units	Default	Range/Type
<b>Name</b>	Probe name	None	Required	String
<b>NSAMP</b>	Number of input samples used for acpr calculations per invocation	None	1024	(0, Inf)/Integer
<b>IN_BAND_OFFSET</b>	Maximum frequency offset of inband spectrum	Hz	1000	(0, ≤ MAX_OFFSET]/Real
<b>OUT_BAND_OFFSET</b>	Minimum frequency offset of outband spectrum	Hz	1000	(0, ≤ MAX_OFFSET]/Real
<b>MAX_OFFSET</b>	Maximum frequency offset from center frequency	Hz	100000	(0, Inf)/Real
<b>INITSAMP</b>	Number of initial samples removed from waveform	None	0	[0, Inf)/Integer
<b>RIN</b>	Input impedance	Ohm	Inf	(0, Inf]/Real
<b>Ports</b>				
<b>Input</b>	Input signal (complex)			

### Notes

1. For a given random input signal


$$V_{in}(t) = A(t) \cos(2\pi f_c t + \theta(t))$$



this model computes the average power in the main band (i.e., appropriate band) and the average power in the adjacent band (i.e., undesired band), then computes the ACPR as

$$ACPR = \text{Power in adjacent bands} / \text{Power in main bands} = \text{Area}(B+B') / \text{Area}(A+A')$$

The calculated ACPR quantity is more accurate for longer input sequences. During each invocation of this model, a block of NSAMP input samples is used to compute the power spectrum of the input. This power spectrum is then used in the fashion described above to compute the ACPR. As more input blocks become available at the input, the ACPR calculations is adjusted accordingly and tend to become more accurate.



### Netlist Form


```
AACPRP:Name n1 nexsys_component=ACPRP NSAMP=val
IN_BAND_OFFSET=val OUT_BAND_OFFSET=val

+ MAX_OFFSET=val [INITSAMP=val] [Rin=val]
```

### Netlist Example

```
AACPRP:My_Acprp nexsys_component=ACPRP NSAMP=256
IN_BAND_OFFSET=10KHZ OUT_BAND_OFFSET=10KHZ MAX_OFFSET=15KHZ
```

## Average Power Probe (AVGPP)



Property	Description	Units	Default	Range/Type
<b>Name</b>	Probe name	None	Required	String
<b>INITSAMP</b>	Number of initial samples removed from waveform	None	0	[0, Inf]/Integer
<b>RIN</b>	Input impedance	Ohm	50	(0, Inf]/Real
<b>Ports</b>				
<b>Input</b>	Input signal (complex)			

### Notes

1. The results of this probe may only be viewed in the SWEEP/Network Function domain. They may not be viewed in the time or spectral domain. For a given input signal

$$V_{in}(t) = A(t) \cos(2\pi f_c t + \theta(t))$$

This average power probe takes the samples of the incoming input complex envelope signal  $A(t)e^{j\theta(t)}$  and computes the average power by

$$avgp = \frac{1}{R_{in}} \sum_{k=0}^{N-1} \frac{|A(k\Delta t)e^{j\theta(k\Delta t)}|^2}{N}$$

Where  $\Delta t$  is the time sampling step, N is the total number of samples available at the input, and  $R_{in}$  is the load impedance looking into the input port of the probe.


**Netlist Form**

```
AAVGPP:Name n1 nexsys_component=AAVGPP [Initsamp=val] [Rin=val]
```

**Netlist Example**

```
AAVGPP:My_Avgpp 1 nexsys_component=AAVGPP
```

## Bit Error Rate Probe (BERP)



Property	Description	Units	Default	Range/Type
<b>Name</b>	Probe name	None	Required	String
<b>INITSAMP1</b>	Number of initial samples removed from input1 waveform	None	0	[0, Inf)/Integer
<b>INITSAMP2</b>	Number of initial samples removed from input2 waveform	None	0	
<b>RIN1</b>	Input1 impedance	Ohm	Inf	(0, Inf]/Real
<b>RIN2</b>	Input2 impedance	Ohm	Inf	(0, Inf]/Real
<b>Ports</b>				
<b>Input1</b>	Input1 signal (real)			
<b>Input2</b>	Input2 signal (real)			

### Notes

1. This model is used to calculate the **BER** in a digital communications systems by comparing a transmitted stream of binary bits (**Input1**) with the corresponding received data stream (**Input2**). The total error count (ErrorCount) is incremented by 1 each time a mismatch is detected between the two input streams. The final **BER** value is computed as:

$$BER = \frac{ErrorCount}{TotalCount}$$

Systems with low **BER** s require an increased number of bits to be transmitted through the system to obtain an accurate measure of **BER**

### Netlist Form

```
ABERP:Name n1 n2 nexsys_component=ABERP [Initsamp1=val]  
[Initsamp2=val] [Rin1=val] [Rin2=val]
```

### Netlist Example

```
ABERP:My_Berp 1 2 nexsys_component=ABERP
```

## Bandwidth Power Probe (BP)



Property	Description	Units	Default	Range
<b>NAME</b>	Probe name	None	Required	String
<b>NSAMP</b>	Number of samples used for calculation per invocation	None	1024	[0, Inf)/Integer
<b>MINF</b>	Minimum frequency of the band to be measured	Hz	0	[0, Inf)/Real
<b>MAXF</b>	Maximum frequency of the band to be measured	Hz	1000	(MINF, Inf)/Real
<b>RIN</b>	Input impedance	Ohm	50	(0, Inf)/Real
<b>Ports</b>				
<b>Input</b>	Input signal (complex)			

### Notes

This probe calculates the power of the signal (across the input impedance RIN) in the frequency band starting from MINF to MAXF.

### Netlist Form

```
ABP:NAME n1 nexsys_component=BP NSAMP=val] [MINF=val] [MAXF=val]
[RIN=val]
```

### Netlist Example

```
ABP:1 1 nexsys_component=BP NSAMP=1024 MINF=100Hz MAXF=1MHz
```

## Complementary Cumulative Distribution Function Probe (CCDFP)



Property	Description	Units	Default	Range
<b>Name</b>	Probe name	None	Required	String
<b>nbin</b>	Number of histogram bins	None	64	[1, Inf)/Integer
<b>nsamp</b>	Number of samples used for histogram	None	1024	[1, Inf)/Integer
<b>Initsamp</b>	Number of initial samples removed from waveform	None	0	[0, Inf)/Integer
<b>RIN</b>	Input impedance	Ohm	Inf	(0, Inf]/Real
<b>Ports</b>				
<b>Input</b>	Input signal (real)			

### Notes

1. The Complementary Cumulative Distribution Function (CCDF) probe is equal to 1 minus the value of CDFP. (See the notes of CDFP to see how CDF is calculated.)

### Netlist Form

```
ACCDFP:NAME n1 nexsys_component=CCDFP nbin=val nsamp=val
[Initsamp=val] [Rin=val]
```

### Netlist Example

```
ACCDFP:1 1 nexsys_component=CCDFP nbin=64 nsamp=65536
```

## Cumulative Distribution Function Probe (CDFP)



Property	Description	Units	Default	Range
<b>Name</b>	Probe name	None	Required	String
<b>nbin</b>	Number of histogram bins	None	64	[1, Inf)/Integer
<b>nsamp</b>	Number of samples used for histogram	None	1024	[1, Inf)/Integer
<b>Initsamp</b>	Number of initial samples removed from waveform	None	0	[0, Inf)/Integer
<b>RIN</b>	Input impedance	Ohm	Inf	(0, Inf]/Real
<b>Ports</b>				
<b>Input</b>	Input signal (real)			

### Notes

1. The Cumulative Distribution Function (CDF) probe is similar to the Histogram probe. After determining the histogram function, it is normalized by the total number of samples. After the normalization is performed, a running sum is created to build the CDF.
2. The maximum and minimum values for the input signal waveform are determined for histogram bin calculations. The histogram bins exist at intervals of  $dx = (\text{Max\_Input} - \text{Min\_Input}) / \text{nbin}$ . The bin centers are located at  $x[n] = (n + 0.5) * dx + \text{Min\_Input}$ .
3. The total number of input samples per bin are determined and displayed versus the x-axis. If the user specifies a nsamp value larger than the total number received on the source, the actual number of samples received is used for the histogram calculation.

### Netlist Form

```
ACDFP:NAME n1 nexsys_component=CDFP nbin=val nsamp=val
[Initsamp=val] [Rin=val]
```

### Netlist Example



```
ACDFP:1 1 nexsys_component=CDFP nbin=64 nsamp=65536
```

## Crest Factor Probe (CFP)



Property	Description	Units	Default	Range
<b>Name</b>	Probe name	None	Required	String
<b>Initsamp</b>	Number of initial samples removed from waveform	None	0	[0, Inf]/Integer
<b>RIN</b>	Input impedance	Ohm	Inf	(0, Inf]/Real
<b>Ports</b>				
<b>Input</b>	Input signal (real)			

### Notes

1. This probe calculates the crest factor (the ratio of the peak value to RMS value of a waveform) of an incoming signal. Suppose the input signal is  $v(n)$ ,  $n = 1, 2, \dots, N$ . The crest factor is calculated as follows:

$$CrestFactor = \frac{\max(|v(n)|)}{\sqrt{\frac{1}{N} \sum |v(n)|^2}}$$


### Netlist Form

```
ACFP:NAME n1 nexsys_component=CFP [Initsamp=val] [Rin=val]
```

### Netlist Example

```
ACFP:1 2 nexsys_component=CFP
```


## Error Vector Magnitude Probe (EVMP)



Property	Description	Units	Default	Range/Type
<b>Name</b>	Probe name	None	Required	String
<b>Initsamp1</b>	Number of samples removed from input1 waveform	None	0	[0, Inf)/Integer
<b>Initsamp2</b>	Number of samples removed from input2 waveform	None	0	[0, Inf)/Integer
<b>Initsamp3</b>	Number of samples removed from input3 waveform	None	0	[0, Inf)/Integer
<b>Initsamp4</b>	Number of samples removed from input4 waveform	None	0	[0, Inf)/Integer
<b>RIN1</b>	Input1 impedance	Ohm	Inf	[0, Inf)/Real
<b>RIN2</b>	Input2 impedance	Ohm	Inf	[0, Inf)/Real
<b>RIN3</b>	Input3 impedance	Ohm	Inf	[0, Inf)/Real
<b>RIN4</b>	Input4 impedance	Ohm	Inf	[0, Inf)/Real
<b>Ports</b>				
<b>Input1</b>	Received in-phase signal (real)			
<b>Input2</b>	Received quadrature signal (real)			
<b>Input3</b>	Reference in-phase signal (real)			
<b>Input4</b>	Reference quadrature signal (real)			

### Notes

1. This probe calculates the error vector magnitude of a measured signal vector and an ideal (reference) signal vector (see the figure).



Expressed using vector representation, the error vector magnitude (EVM) is shown in the following figure.

$$|\vec{C}| = |\vec{A} - \vec{B}|$$

The assumption here is that there is no constant offset between the measured and ideal signals. That is, both vectors have a common origin. In here, the measured and referenced signals invariably have different peak levels due to attenuation, distortion, etc. Consequently, the magnitudes for  $A$  and  $B$  need to be normalized, in our case, to the peak reference magnitude. For  $N$  input samples, the EVM reported by this probe is given by:

$$EVM = \sqrt{\frac{\sum_{n=1}^N \frac{1}{N} \|\vec{C}(n)\|^2}{MAX\{\|\vec{B}(n)\|^2\}}} \times 100\sigma/\sigma$$

## Netlist Form

```
AEVMP:NAME n1 n2 n3 n4 nexsys_component=EVMP [Initsamp1=val]  
[Initsamp2=val] [Initsamp3=val] [Initsamp4=val] [Rin1=val]  
Rin2=val] Rin3=val] Rin4=val]
```

### **Netlist Example**

```
AEVMP:1 1 2 3 4 nexsys_component=EVMP
```

## Frequency Trajectory Probe (FTRAJP)

Properties	Description	Units	Default	Range/Type
<b>Name</b>	Probe name	None	Required	String
<b>INITSAMP</b>	Number of initial samples removed from waveform	None	0	[0,Inf]/Integer
<b>RIN</b>	Probe Name	Ohm	inf	(0, Inf]/Real
<b>Ports</b>				
<b>Input</b>	Input signal (complex)			

### Notes

- Given an input signal to this probe of the form:

$$V_{in}(t) = A(t)\cos(2\pi f_c t + \theta(t))$$

the measurement obtained by means of this probe is the frequency trajectory (i.e., variations)  $freq(t)$  of the input signal with respect to time:

$$freq(t) = f_c + \frac{d\theta(t)}{2\pi dt}$$

The derivative in the above expression is computed using a fine timestep which is equal to the inverse of the sampling frequency of the envelope of the input signal.

### Netlist Form

```
AFTRAJP:Name n1 nexsys_component=FTRAJP [Initsamp=val] [Rin=val]
```

### Netlist Example

```
AFTRAJP:My_Ftrajp 1 nexsys_component=FTRAJP
```

## Histogram Probe (HISTP)



Properties	Description	Units	Default	Range/Type
<b>Name</b>	Probe name	None	Required	String
<b>nbin</b>	Number of histogram bins	None	64	[1, Inf)/Integer
<b>nsamp</b>	Number of samples used for histogram	None	1024	[1, Inf)/Integer
<b>Initsamp</b>	Number of initial samples removed from waveform	None	0	[0, Inf)/Integer
<b>RIN</b>	Input impedance	Ohm	Inf	(0, Inf]/Real
<b>Ports</b>				
<b>Input</b>	Input signal (real)			

### Notes

1. The maximum and minimum values for the input signal waveform are determined for histogram bin calculations. The histogram bins exist at intervals of  $dx = (\text{Max\_Input} - \text{Min\_Input}) / \text{nbin}$ . The bin centers are located at  $x[n] = (n + 0.5) * dx + \text{Min\_Input}$ .

The total number of input samples per bin are determined and displayed versus the x-axis, represented by the bin locations. If the user specifies a nsamp value larger than the total number received on the source, the actual number of samples received are used for the histogram calculation.


### Form

```
AHISTP:NAME n1 nexsys_component=HISTP nbin=val nsamp=val
[Initsamp=val] [Rin=val]
```

### Example

```
AHISTP:1 1 nexsys_component=HISTP nbin=64 nsamp=65536
```

## Modulation Error Ratio Probe (MERP)



Property	Description	Units	Default	Range/Type
<b>Name</b>	Probe name	None	Required	String
<b>Initsamp1</b>	Number of samples removed from input1 waveform	None	0	[0, Inf)/Integer
<b>Initsamp2</b>	Number of samples removed from input2 waveform	None	0	[0, Inf)/Integer
<b>Initsamp3</b>	Number of samples removed from input3 waveform	None	0	[0, Inf)/Integer
<b>Initsamp4</b>	Number of samples removed from input4 waveform	None	0	[0, Inf)/Integer
<b>RIN1</b>	Input1 impedance	Ohm	Inf	[0, Inf)/Real
<b>RIN2</b>	Input2 impedance	Ohm	Inf	[0, Inf)/Real
<b>RIN3</b>	Input3 impedance	Ohm	Inf	[0, Inf)/Real
<b>RIN4</b>	Input4 impedance	Ohm	Inf	[0, Inf)/Real
<b>Ports</b>				
<b>Input1</b>	Received in-phase signal (real)			
<b>Input2</b>	Received quadrature signal (real)			
<b>Input3</b>	Reference in-phase signal (real)			
<b>Input4</b>	Reference quadrature signal (real)			

### Netlist Form




```
AMERP:Name n1 n2 n3 n4 Nexsys_component=merp [Initsamp1=val]  
[Initsamp2=val] [Initsamp3=val] [Initsamp4=val] [Rin1=val]  
Rin2=val] Rin3=val] [Rin4=val]
```

### **Netlist Example**

```
AMERP:21 net1 net2 net3 net4 Nexsys_component=merp  
+ Initsamp1=1024 Initsamp2=512 Initsamp3=1024 Initsamp4=2048
```

## Peak-to-Average Power Probe (PAPP)



Properties	Description	Units	Default	Range/Type
<b>Name</b>	Probe name	None	Required	String
<b>Initsamp</b>	Number of initial samples removed from waveform	None	0	[0, Inf)/Integer
<b>Rin</b>	Input impedance	Ohm	Inf	(0, Inf]/Real
<b>Ports</b>				
<b>Input</b>	Input signal (real)			

### Notes

- This probe calculates the peak to average power ratio of an incoming signal. If the input signal is  $v(n)$ ,  $n \in [1, N]$ , the peak-to-average power ratio is calculated as follows:

$$PAP = \frac{\max(|v(n)|^2)}{\frac{1}{N} \sum |v(n)|^2}$$

### Netlist Form

```
APAPP:Name n1 nexsys_component=PAPP [Initsamp=val] [Rin=val]
```

### Netlist Example

```
APAPP:my_papp 2 nexsys_component=PAPP
```

## Probability Density Function Probe (PDFP)



Properties	Description	Units	Default	Range/Type
<b>Name</b>	Probe name	None	Required	String
<b>nbin</b>	Number of histogram bins	None	64	[1, Inf)/Integer
<b>nsamp</b>	Number of samples used for histogram	None	1024	[1, Inf)/Integer
<b>Initsamp</b>	Number of initial samples removed from waveform	None	0	[0, Inf)/Integer
<b>Rin</b>	Input impedance	Ohm	Inf	(0, Inf)/Real
<b>Ports</b>				
<b>Input</b>	Input signal (real)			

### Notes

1. The Probability Density Function (PDF) probe is similar to the Histogram probe. After determining the histogram function, it is normalized by the total number of samples. The total number of input samples per bin are determined and displayed versus the x-axis, represented by the bin locations. If the user specifies a **nsamp** value larger than the total number received on the source, the actual number of samples received is used for the calculation.

### Netlist Form

```
APDFP:NAME n1 nexsys_component=PDFP nbin=val nsamp=val [Initsamp=val]
[Rin=val]
```

### Netlist Example

```
APDFP:my_pdfp 1 nexsys_component=PDFP nbin=64 nsamp=65536
```

## Phase Noise Probe (PNP)



Properties	Description	Units	Default	Range
<b>NAME</b>	Probe name	None	Required	String
<b>FMIN</b>	Minimum measurement frequency	Frequency	100	[100, 1e6]/Real
<b>WINDOW_ TYPE</b>	0 for Bartlett, 1 for Hanning, 2 for Rectangular, 3 for Hamming, 4 for Blackman, 5 for Blackman-Harris (3 term), 6 for Blackman-Harris (4 term) 7 for Gaussian (alpha=3), 8 for de la Valle-Poussin.	None	1	[0,8] /Integer
<b>INITSAMP</b>	Number of initial samples removed from waveform	None	0	[0, Inf)/Integer
<b>RIN</b>	Input impedance	Ohm	Inf	(0, Inf]/Real
<b>Ports</b>				
<b>Input</b>	Input signal (real)			

### Notes

1. In general, this phase noise probe (PNP) takes the noise signal on the PN pin of the VCODIVBYN (combined VCO and Frequency Divider component) and outputs the single side band noise spectrum. If you plot the data with the dB operation, the units are dBc/Hz.

2. Due to the statistical nature of the noise simulation, the number of samples need to be simulated should be at least  $10 \cdot f_s / F_{MIN}$ , where  $f_s$  is the sampling rate. The more samples are simulated, the more accurate the spectrum is. If not enough samples are sent, this model may not generate any plot, and the simulator gives a warning message saying not enough samples after the simulation is completed.
3. Normally, RIN should be set to 1ohm when measuring phase noise.
4. This probe always assumes the input signal is the base-band phase noise signal. If you want to measure the phase noise for a carrier signal, you need to extract the phase noise (i.e., using a complex multiplier) first, then feed this extracted noise signal to the probe. Also note you have to remove the unwanted samples in a PLL simulation during the locking period


**Netlist Form**

```
APNP:NAME n1 nexsys_component=PNP [FMIN=val] [WINDOW_TYPE=val]
[INISTSAMP=val] [RIN=val]
```

**Netlist Example**

```
APNP:1 1 nexsys_component=PNP FMIN=100Hz WINDOW_TYPE=1 RIN=1ohm
```

## Power Spectral Density Probe (PSDP)



Properties	Description	Units	Default	Range/Type
<b>Name</b>	Probe name	None	Required	String
<b>FFTL</b>	Number of input samples used for spectral estimation per invocation	None	256	[8, Inf]/Integer (must be a power of 2)
<b>TYPE</b>	0 for nonperiodic signals and 1 for periodic	None	0	[0, 1]/Integer
<b>WINDOW_TYPE</b>	0 for Bartlett, 1 for Hanning, 2 for rectangular, 3 for Hamming, 4 for Blackman, 5 for Blackman-Harris (3 term), 6 for Blackman-Harris (4 term) 7 for Gaussian (alpha=3), 8 for de la Valle-Poussin.	None	1	[0, 8]/Integer
<b>INITSAMP</b>	Number of initial samples removed from waveform	None	0	[0, Inf]/Integer
<b>RIN</b>	Input impedance	Ohm	Inf	(0, Inf]/Real
<b>RL</b>	Impedance used for Power Spectral Density (PSD) calculation	Ohm	50	(0, Inf]/Real
<b>Ports</b>				
<b>Input</b>	Input signal (complex)			

## Notes

1. For a given random input signal

$$V_{in}(t) = A(t)\cos(2\pi f_c t + \theta(t))$$

this model takes blocks of the incoming input samples ( each block of length FFTL samples), and computes the resulting power spectrum density  $S(\omega)$  for each block according to

$$S(\omega) = \frac{|V_{in}(\omega)|^2}{R_L}$$

where  $V_{in}(\omega)$  is the frequency spectrum of the input complex envelope ( $A(t)e^{j\theta(t)}$ ) computed using an FFT of length FFTL, and  $R_L$  is the impedance used to calculate the PSD.

2. The resulting power spectrum is then averaged out over the total number of available input blocks (each of length FFTL samples). The averaging process is done according to the Welch Method [1] for spectral estimation. The averaging process becomes more accurate as more input samples are used in the estimation process. The averaging process then yields an estimate of the power spectral density of the random input signal.
3. The user should set the TYPE parameter to 0 if the expected spectral estimate is continuous. Non-periodic signals always yield continuous power spectral densities. If, on the other hand, the spectral estimate is expected to be discrete (i.e., input is periodic), the user should set the TYPE parameter to 1.
4. It is important to note that from a software point of view, a periodic signal (e.g., a sinusoid) does not yield a discrete spectrum unless the frequency of the periodic signal, the simulation timestep, and the number of samples representing the signal all meet a certain criterion.

## Netlist Form

```
APSDP:Name n1 nexsys_component=PDSP FFTL=val [TYPE=val] [WINDOW_
TYPE=val] [INITSAMP=val]
+ [RIN=val] [RL=val]
```

## Netlist Example


```
APSDP:My_Psdp 1 nexsys_component=PDSP FFTL=256 Window_type=2  
TYPE=0
```

### References

1. J. G. Proakis and D. G. Manolakis, *Introduction to Digital Signal Processing*, Macmillan



## Root Mean Square Probe (RMSP)



Properties	Description	Units	Default	Range/Type
<b>Name</b>	Probe name	None	Required	String
<b>INITSAMP</b>	Number of initial samples removed from waveform	None	0	[0, Inf)/Integer
<b>RIN</b>	Input impedance	Ohm	Inf	(0, Inf]/Real
<b>Ports</b>				
<b>Input</b>	Input1 signal (complex)			

### Notes

- The results of this probe may be viewed only in the SWEEP/Network Function domain. They may not be viewed in the time or spectral domain. Assuming the following input signal

$$V_{in}(t) = A(t) \cos(2\pi f_c t + \theta(t))$$

the RMS probe takes the samples of the incoming input complex envelop signal  $A(t)e^{j\theta(t)}$  and computes the root mean square by

$$V_{rms} = \sqrt{\sum_{k=0}^{N-1} \frac{|A(k\Delta t)e^{j\theta(k\Delta t)}|^2}{N}}$$

Where  $\Delta t$  is the time sampling step and  $N$  is the total number of samples available to the input port.

2. Using this element to probe an electrical node loads that node by  $R_{in}$ .


### Netlist Form

```
ARMSP:Name n1 nexsys_component=RMSP [Initsamp=val] [Rin=val]
```

### Netlist Example

```
ARMSP:My_rmsp 1 nexsys_component=RMSP
```

## Signal to Noise & Distortion Probe (SINADP)



Properties	Description	Units	Default	Range/Type
<b>Name</b>	Probe name	None	Required	String
<b>INITSAMP1</b>	Number of initial samples removed from input1 waveform	None	0	[0,Inf]/Integer
<b>INITSAMP2</b>	Number of initial samples removed from input2 waveform	None	0	[0,Inf]/Integer
<b>RIN1</b>	Input1 impedance	Ohm	Inf	(0, Inf]/Real
<b>RIN2</b>	Input2 impedance	Ohm	Inf	(0, Inf]/Real

### Notes

1. This model is used to calculate the signal to noise and distortion ratio (SINAD) in a digital communications system by computing the average power  $E(V_{v+n}(t))^2$  for the received input stream with noise and distortion (Signal+Noise+Distortion) and the average  $E(V_v(t))^2$  of the corresponding input stream without noise (Signal). The average noise power is computed as:

$$E\{(V_{v+n}(t) - V_v(t))^2\}$$

The final SINAD value is computed as:

$$\frac{E\{(V_v(t))^2\}}{E\{N(t)^2\}}$$

Systems with a high SINAD ratio require a large number of samples be transmitted through the system to obtain an accurate measure of SINAD.


### Netlist Form

```
ASINADP:NAME n1 n2 nexsys_component=SINADP [Initsamp1=val]  
[Initsamp2=val] [Rin1=val] [Rin2=val]
```

### Netlist Example

```
ASINADP:my_sinadp 1 2 nexsys_component=SINADP
```

## Signal Probe (SP)



Properties	Description	Units	Default	Range/Type
<b>Name</b>	Probe name	None	Required	String
<b>INITSAMP</b>	Number of initial samples removed from waveform	None	0	[0, Inf)/Integer
<b>RIN</b>	Input impedance	Ohm	Inf	(0, Inf]/Real
<b>Ports</b>				
<b>Input</b>	Input signal (real, complex)			

### Notes

1. This probe yields the voltage of the input signal  $V_{in}(t)$ . This voltage signal may be viewed in the time or spectral domain.
2. For baseband signals (i.e., zero carrier frequency), this probe yields the input voltage signal in the time domain and its spectrum in the frequency domain.

The baseband frequency domain response  $V_{in}(f)$  is computed at a set of discrete frequency points according to:

$$V\left[\left(k - \frac{N}{2}\right)df\right] = \frac{1}{N} \sum_{n=0}^{N-1} V_{in}(nt_s) \exp(-j2\pi nt_s kdf)$$

where:

$k = 0, 1, 2, \dots, N-1$

$t_s =$  Input signal timestep

$N =$  The next power of 2 larger than the total number of samples available at the input port, and

$$df = \frac{1}{Nt_s}$$

$$V_{in}(t) = A(t)\cos(2\pi f_c t + \theta(t))$$

3. For passband input signals of the form  $V_{in}(t) = A(t)\cos(2\pi f_c t + \theta(t))$ , this probe yields the

$$\{A(t)e^{j\theta(t)}\}$$

complex input voltage in the time domain and its spectrum in the frequency domain.

4. The passband frequency domain response  $V_{in}(f)$  is computed at a set of discrete frequency points according to:

$$V\left[f_c + \left(k - \frac{N}{2}\right)df\right] = \frac{1}{N} \sum_{n=0}^{N-1} A(nt_s) \exp\{j\theta(nt_s)\} \exp\{-j2\pi nt_s k df\}$$

where:

$k = 0, 1, 2, \dots, N-1$

$t_s$  = Input complex envelope timestep

$N$  = The next power of 2 larger than the total number of samples available at the input port.

$df = 1/Nt_s$


### Notes

ASP:Name *n1* nexsys\_component=SP [Initsamp=*val*] [Rin=*val*]

### Netlist Example

ASP:My\_sp 1 nexsys\_component=SP

## Voltage Probe (VP)



Properties	Description	Units	Default	Range/Type
Name	Probe name	None	Required	String

### Notes

This voltage probe is only for Nexsys Frequency Domain analysis. It is inactive for all other analyses.

### Netlist Form

```
VP:Name n1 nexsys_component=VP
```

### Netlist Example

```
VP:mixer_out net5 nexsys_component=VP
```

## Sources

This topic describes the following System components:

- ["Additive White Gaussian Noise Source, Real \(AWGNS\) "](#) on the facing page
- ["Uniform Noise Source, Real \(UNS\) "](#) on page 38-489
- ["Periodic Binary Bit Generator \(BGEN\)"](#) on page 38-491
- ["Pseudo Random Binary Source \(BSRC\)"](#) on page 38-493
- ["Additive White Gaussian Noise Source, Complex \(CAWGNS\)"](#) on page 38-494
- ["Constant Source Complex \(CCONST\)"](#) on page 38-496
- ["Data File Source, Complex \(CFILESRC\)"](#) on page 38-497
- ["Digital Clock \(DCLK\)"](#) on page 38-498
- ["Impulse Waveform Generator \(IMPULSE\)"](#) on page 38-499
- ["One Port Oscillator \(OSC\)"](#) on page 38-500
- ["Periodic Binary Bits Generator, Waveform Output \(PBGEN\)"](#) on page 38-506
- ["Periodic Binary Bits Generator, Differential Waveform Outputs \(PBGEN\\_D\)"](#) on page 38-508
- ["Pseudo Random Binary Source \(PRBS\)"](#) on page 38-510
- ["Pseudo Random Binary Source:Differential Waveform Outputs \(PRBS\\_D\)"](#) on page 38-512
- ["Periodic Pulse Waveform Generator \(PULSE\)"](#) on page 38-514
- ["Piecewise Linear Source \(PWL\)"](#) on page 38-516
- ["QuickEye Source \(QE\\_Source\)"](#) on page 38-518
- ["Constant Source, Real \(RCONST\) "](#) on page 38-520
- ["Data File Source, Real \(RFILESRC\) "](#) on page 38-521
- ["Periodic Sawtooth Waveform Generator \(SAWTOOTH\) "](#) on page 38-522
- ["Sine Wave \(SIN\) "](#) on page 38-523
- ["Periodic Square Waveform Generator \(SQRSRC\) "](#) on page 38-525
- ["Step Waveform Generator \(STEPGEN\) "](#) on page 38-526
- ["Periodic Step Waveform Generator \(STEP\\_SRC\) "](#) on page 38-527
- ["Periodic Triangle Waveform Generator \(TRIANGLE\) "](#) on page 38-529



## Additive White Gaussian Noise Source, Real (AWGNS)



Property	Description	Units	Default	Range/Type
<b>NSAMP</b>	Number of samples	None	100	[1, Inf)/Integer
<b>Seed</b>	Random Seed	None	0	[0, Inf)/Integer
<b>Noise_Power</b>	Noise power	Watt	1	[0, Inf)/Real
<b>Sample_Rate</b>	Output bit rate in Hz	Hz	1000	(0, Inf)/Integer
<b>FC</b>	Carrier frequency in Hz	Hz	0	[0, Inf)/Real
<b>ROUT</b>	Output impedance	Ohm	50	[0, Inf)/Real
<b>Ports</b>				
<b>Output</b>	Output signal (real)			

### Notes

This model generates a real additive white Gaussian noise signal. The output voltage is given by

$$V_{out}(t) = A(t) \cos(2\pi f_c t)$$

Where  $A(t)$  is a random white Gaussian processes with a standard deviation given by

$$\sigma = \sqrt{4 \times Rout \times NoisePower}$$

for envelope analysis

or

$$\sigma = \sqrt{8 \times Rout \times NoisePower}$$

for instantaneous analysis


**Netlist Form**

```
AAWGNS:Name n1 nexsys_component=AWGNS NSAMP=val [SEED=val]  
Noise_Power=val  
+ Sample_Rate=val [FC=val] [ROUT=val]
```

**Netlist Example**

```
AAWGNS:1 1 nexsys_component=AWGNS nsamp=1024 seed=10 Noise_  
Power=10dbm  
+ Sample_Rate=200KHz
```


## Uniform Noise Source, Real (UNS)



Property	Description	Units	Default	Range/Type
<b>Nsamp</b>	Number of samples	None	100	[1, Inf)/Integer
<b>Sample_Rate</b>	Output bit rate in Hz	Hz	1000	(0, Inf)/Integer
<b>Offset</b>	Offset of noise	None	0	[0, Inf)/Real
<b>Deviation</b>	Maximum deviation from offset	None	1	[0, Inf)/Real
<b>Seed</b>	Random Seed	None	0	[0, Inf)/Integer
<b>ROUT</b>	Output impedance	Ohm	0	[0, Inf)/Real
<b>Ports</b>				
<b>Output</b>	Output signal (real)			

**Note:** This model generates a real uniform noise signal.

For an offset of -1 and a deviation of 2, the output values vary randomly between -1.0 (offset) and +1.0 (offset + deviation). The following figure compares this distribution (red) with that of a Gaussian noise source (blue)



### Netlist Form

```
AUNS:Name n1 Nsamp=val Sample_Rate=val [Offset=val]
+ [Deviation=val] [SEED=val]
+ [ROUT=val] Nexsys_component=uns
```

### Netlist Example

```
AUNS:1 net_5 Nexsys_component=uns Nsamp=1024 Offset=-1
+ Deviation=2 Sample_Rate=200KHz seed=10
```

## Periodic Binary Bit Generator (BGEN)



Property	Description	Units	Default	Range/Type
<b>BIT_PATTERN</b>	Pattern of bits to generate during each period in binary format	None	0101	String
<b>PERIOD</b>	Period of the generated binary sequence	None	1	(0, Inf)/Integer
<b>NB</b>	Total number of binary bits to generate	None	100	(0, Inf)/Real
<b>BR</b>	Bit rate of the generated binary sequence	Hz	1000	(0, Inf)/Real
<b>T</b>	True output value	Volt	1	(-Inf, Inf)/Real
<b>F</b>	False output value	Volt	0	(-Inf, Inf)/Real
<b>ROUT</b>	Output impedance	Ohm	0	[0, Inf)/Real
<b>Ports</b>				
<b>Output</b>	Output signal consisting of a periodic binary sequence (real)			

### Notes

This model generates a periodic binary sequence of T's and F's with a BR bit rate . The period of this bit sequence is given by PERIOD and the bits generated during each period are specified by BIT\_PATTERN in binary format. For example, if BIT\_PATTERN is set to 1010 and PERIOD is set to 4, then output sequence is FTFTFTFT..... Note that the pattern always starts with the least significant bit of BIT\_PATTERN. It is common that the parameters T and F are set to the default values of 1 and 0 respectively. In this case, this model outputs a binary sequence.

### Netlist Form

```
ABGEN:Name n1 nexsys_component=BGEN NB=val BIT_PATTERN=val
+ PERIOD=val BR=val
+ Rout=Val]
```

### Netlist Example

```
ABGEN:1 1 nexsys_component=BGEN NB=200 BIT_PATTERN=10 PERIOD=4  
BR=2KHZ
```

## Pseudo Random Binary Source (BSRC)



Property	Description	Units	Default	Range/Type
<b>NB</b>	Total number of binary bits to generate	None	100	(0, Inf)/Real
<b>BR</b>	Bit rate of the generated binary sequence	Hz	1000	(0, Inf)/Real
<b>SEED</b>	Random seed	None	0	[0, Inf)/Integer
<b>ROUT</b>	Output impedance	Ohm	0	[0, Inf)/Real
<b>Ports</b>				
<b>Output</b>	Output signal (integer)			

### Notes

This model generates NB random binary bits (0's and 1's) with equal probability. The output bit rate is specified by BR.


### Netlist Form

```
ABSRC:Name n1 nexsys_component=BSRC NB=val BR=val SEED=val
[Rout=Val]
```

### Netlist Example

```
ABSRC:1 1 nexsys_component=BSRC NB=200 BR=100KHZ SEED=57824
```

## Additive White Gaussian Noise Source, Complex (CAWGNS)



Property	Description	Units	Default	Range/Type
<b>NSAMP</b>	Number of samples	None	100	[1, Inf)/Integer
<b>Seed</b>	Random Seed	None	0	[0, Inf)/Integer
<b>Noise_Power</b>	Noise power	Watt	1	[0, Inf)/Real
<b>Sample_Rate</b>	Output bit rate in Hz	Hz	1000	(0, Inf)/Integer
<b>FC</b>	Carrier frequency in Hz	Hz	0	[0, Inf)/Real
<b>ROUT</b>	Output impedance	Ohm	50	[0, Inf)/Real
<b>Ports</b>				
<b>Output</b>	Output signal (complex)			

### Notes

This model generates a complex additive white Gaussian noise signal. The output voltage is given by

$$V_{out}(t) = A(t) \cos(2\pi f_c t) - B(t) \sin(2\pi f_c t)$$

Where A(t) and B(t) are independent random white Gaussian processes each with a standard deviation given by

$$\sigma = \sqrt{2 \times Rout \times NoisePower}$$

for envelope analysis

or

$$\sigma = \sqrt{4 \times Rout \times NoisePower}$$



for instantaneous analysis

**Netlist Form**

```
ACAWGNS:Name n1 nexsys_component=CAWGNS NSAMP=val [SEED=val]  
Noise_Power=val  
+ Sample_Rate=val [FC=val] [ROUT=val]
```

**Netlist Example**

```
ACAWGNS:1 1 nexsys_component=CAWGNS nsamp=1024 seed=10  
Noise_Power=10dbm  
+ Sample_Rate=200KHz
```

## Constant Source Complex (CCONST)



Property	Description	Units	Default	Range/Type
REAL_CONST	Real part	Volt	1	(-Inf, Inf)/Real
IMAG_CONST	Imaginary part	Volt	1	(-Inf, Inf)/Real
NSAMP	Number of samples to output	None	100	(0, Inf)/Integer
SAMPLE_RATE	Output sample rate	Hz	1000	(0, Inf)/Real
ROUT	Output impedance	Ohm	0	[0, Inf)/Real
<b>Ports</b>				
Output	Output signal (complex)			

### Notes

1. This model outputs a stream of complex samples, each of value  $\text{REAL\_CONST} + j\text{IMAG\_CONST}$  for a total of NSAMP samples. The sampling rate of the output signal is SAMPLE\_RATE Hz.

### Netlist Form

```
ACCONST:Name n1 nexsys_component=CCONST REAL_CONST=val
IMAG_CONST=val NSAMP=val
+ SAMPLE_RATE=val [Rout=Val]
```

### Netlist Example

```
ACCONST:1 1 nexsys_component=CCONST REAL_CONST=1V
IMAG_CONST=1V NSAMP=100
+ SAMPLE_RATE=1KHZ
```

## Data File Source, Complex (CFILESRC)



Property	Description	Units	Default	Range/Type
<b>NSAMP</b>	Number of samples to read from external file	None	100	(0, Inf)/Integer
<b>SAMPLE_RATE</b>	Rate at which samples output from source file	Hz	1000	(0, Inf)/Real
<b>FILE</b>	Name of the external file	None	<Filename>	String
<b>ROUT</b>	Output impedance	Ohm	0	[0, Inf)/Real
<b>Ports</b>				
<b>Output</b>	The output signal (complex)			

### Notes

This model reads complex type data from an external file and outputs it at a rate equals to SAMP\_RATE. The file should contain the ascii data to be read out. The data should be stored on a sample by sample basis the sample's real value followed by its imaginary value. If the file contains fewer than NSAMP data points, the data in the file is read in a periodic fashion until NSAMP samples are output.

### Netlist Form

```
ACFILESRC:Name n1 nexsys_component=CFILESRC NSAMP=val
SAMPLE_RATE=val File= val +[Rout=Val]
```

### Netlist Example

```
ACFILESRC:1 1 nexsys_component=CFILESRC NSAMP=1000
SAMPLE_RATE=3.5MHZ
```

## Digital Clock (DCLK)



Property	Description	Units	Default	Range/Type
<b>Period</b>	Clock time period, in time units	Sec	1	(0, Inf)/Real
<b>Delay</b>	Clock delay from time zero, in time units	Sec	0	[0, Inf)/Real
<b>Duty</b>	Clock duty cycle	None	0.5	[0, 1]/Real
<b>NSAMP</b>	Number of samples	None	100	(0, Inf)/Integer
<b>Sample_Rate</b>	Sample rate	Hz	0	(0, Inf)/Real
<b>Phase</b>	Output phase shift	Deg	0	(-Inf, Inf)/Real
<b>ROUT</b>	Output impedance	Ohm	0	[0, Inf)/Real
<b>Ports</b>				
<b>Output</b>	The output clock signal (real)			

### Notes

1. The output amplitude of the clock signal is either 0V or 1V. In the time interval  $0 \leq t < \text{Delay}$ , the output is 0V and at time  $t = \text{Delay}$ , the clock is at 1V. For time  $t \geq \text{Delay}$ , the output oscillates with the specified period and duty values.


### Netlist Form

```
ADCLK:Name n1 nexsys_component=DCLK PERIOD=val DELAY=val
DUTY=val NSAMP=val
+ SAMPLE_RATE=val [Phase=val] [Rout=Val]
```

### Netlist Example

```
ADCLK:1 5 nexsys_component=DCLK PERIOD=1us DELAY=3us
DUTY=0.5 NSAMP=200
+ SAMPLE_RATE=2KHZ Phase=45
```

## Impulse Waveform Generator (IMPULSE)



Property	Description	Unit	Default	Range/Type
<b>NSAMP</b>	Number of samples of the output waveform	None	100	[1,INF) /Integer
<b>SAMPLE_RATE</b>	Output sample rate	Hz	1000	(0,INF)/Real
<b>A</b>	Amplitude of impulse waveform	Volt	1	(-INF,INF) /Real
<b>D</b>	Number of delay samples	None	20	[0,INF) /Integer
<b>Rout</b>	Output impedance	Ohm	0	[0, Inf)/Real
<b>Ports</b>				
<b>Output</b>	Output signal (real)			

### Notes

This model generates an impulse signal with amplitude A and delay D.


### Netlist Form

```
AIMPULSE:Name n1 nexsys_component=IMPULSE NSAMP=val Sample_Rate=val
A=val D=val
+ [ROUT=val]
```

### Netlist Example

```
AIMPULSE:1 1 nexsys_component=IMPULSE nsamp=1024
Sample_Rate=200KHz A=1 D=20
```

## One Port Oscillator (OSC)



Property	Description	Units	Default	Range/Type
<b>NSAMP</b>	Number of samples	None	1024	(0, Inf)/Integer
<b>SAMPLE_RATE</b>	Output sample rate	MHz	102.4	(0, Inf)/Real
<b>PLO</b>	Average Power at oscillator output	Watt	0.01	[0, Inf)/Real
<b>FLO</b>	Center frequency	MHz	1	[0, Inf)/Real
<b>NOISEON</b>	Noise: 1 for On, 0 for Off	None	1	[0, 1]/Integer
<b>DivNoiseOn</b>	Divider noise: 1 for On, 0 for Off	None	1	[0, 1]/Integer
<b>VcoNoiseOn</b>	Vco noise: 1 for On, 0 for Off	None	1	[0, 1]/Integer
<b>F1</b>	Frequency offset from <b>FLO</b> , region 1	Hz	0	(0, Inf)/Real
<b>F2</b>	Frequency offset from <b>FLO</b> , region 2	Hz	0	(0, Inf)/Real
<b>M2</b>	Phase noise magnitude at <b>F2</b> (i.e., phase noise floor) in dB	dB	-180	(-Inf, 0]/Real
<b>TYPE</b>	0: Low loaded Q 1: High loaded Q	None	0	[0, 1]/Integer
<b>FM1...n</b>	Frequency offset	Hz	100	(0, Inf)/Real
<b>SBN1...n</b>	Sideband noise in dB at frequency offset	dB	-80	(-Inf, 0)/Real
<b>FILE</b>	Filename for FM, SBN data	None	<Project>	String
<b>PHASE</b>	Output Phase Shift	Deg	0	(-Inf, Inf)/Real
<b>SEED</b>	Random seed used for phase noise generation	None	0	[0, Inf)/Integer
<b>Wavetype</b>	Output waveform type	None	0	[0, 1]/Integer

	0: Sinusoid 1: Sawtooth			
<b>ROUT</b>	Output impedance	Ohm	50	[0, Inf)/Real
<b>Ports</b>				
<b>Output</b>	Output signal (complex)			

**Note:**

1. All phase noise data must be provided if output is to include phase noise effects
2. In general, the output voltage of this model is given by:

$$V_{out}(t) = A \cos(2\pi f_c t + PHASE + \theta_n(t))$$

where

$$A = \sqrt{4R_{out}P_{LO}}$$

for envelope analysis

or

$$A = \sqrt{8R_{out}P_{LO}}$$

for instantaneous analysis

and  $\Theta_n(t)$  is the random phase noise component at time  $t$ . This phase noise component is only nonzero if the NOISEON parameter is set to 1, otherwise, the oscillator is assumed noiseless.

The power spectral density of the random phase noise processes is given by the Leeson's model [1]

$$L(f_m) = 10 \log \left\{ \left[ 1 + \frac{f_{lo}^2}{(2f_m q_{load})^2} \right] \left( 1 + \frac{f_c}{f_m} \right) \cdot \frac{FkT}{2p_{lo}} \right\} (dB)$$

where  $f_c$  is the flicker noise frequency and  $q_{load}$  is the loaded Q. The noise floor M2 is shown in the following figure.



$$M2 = \frac{FkT}{2P_{lo}}$$

3. The frequency offsets **F1** and **F2** must be consistent with the specified oscillator **TYPE** as shown in the phase noise plots that follow. For a low qload, **F1** and **F2** correspond to  $f_c$  and  $f_{lo}/2q_{load}$  respectively while for a high qload, **F1** and **F2** correspond to  $f_{lo}/2q_{load}$  and  $f_c$  respectively.
4. The indexed parameters “FM” and “SBN” allow the user to specify measured noise data. When measured noise data is provided, the model ignores the parameters QLOAD, F, R, FC.
5. The “FILE” parameter identifies a data file for the phase noise parameters FM and SBN. The file name must have a .dsp extension, and must be in DSP format:

xy

*fm1 sbn1*

...

*fmN sbnN*

Where the first column is the frequency offset in Hz and the second column is the sideband noise in dB. For example:

xy

100 -80

1000 -90

...

If a valid “FILE” parameter is present, the data on the file is used and the corresponding “FM” and “SBN” parameters in the netlist is ignored. Any “FM” and “SBN” parameters in the netlist that are not also defined in the data file is used.


6. When the parameter “VcoNoiseOn” is set to 1, VCO noise is simulated. Otherwise, VCO noise is not incorporated in the simulation. The same happens to the divider noise. Note that noise simulation is expensive, so when it is not needed, the two parameters should be activated.
7. A random phase noise process is generated by filtering a white Gaussian

random sequence through a filter with a frequency response  $H(f_m)$ , where

$$H(f_m) = \sqrt{L(f_m)}$$

This frequency response is decomposed into three regions: near-carrier region ( $f_m \leq F_1$ ), far-carrier region ( $F_1 < f_m < F_2$ ) and the White noise region ( $f_m \geq F_2$ ). Regions one and two are represented in the frequency domain using 8192 frequency points each. Region one typically uses a much smaller frequency resolution than region 2. Region 3 is modeled as an additive white Gaussian process. The total random phase noise process is the sum of the contributions from each region.

Since in general the sampling frequency of the generated phase noise process is less than the actual output sampling frequency  $F_S$ , linear interpolation is applied in the time domain on the generated phase noise process  $\Theta_n(t)$  to ensure it has the same sampling rate as that of the output signal.



### Netlist Form

```
AOSC:Name n1 nexsys_component=OSC FLO=val PLO=val NSAMP=val
SAMPLE_RATE=val

+ [PHASE=val] [F1=val] [F2=val] [FDEV=val] [M2=val] [TYPE=val]

+[DivNoiseOn=val] [VcoNoiseOn=val] [FM1..n=val] [SBN1..n=val]
[FILE='filename']
```

```
+ [SEED=val] [Wavetype=val] [Rout=val]
```

### Netlist Example

```
AOSC:1 1 nexsys_component=OSC FLO=800MHZ PLO=10dbm NSAMP=1000  
SAMPLE_RATE=1MHZ
```

```
+ PHASE=90 F1=150Hz F2=10KHz FDEV=100KHz M2=-180dB TYPE=0
```

### References

1. Ulrich L. Rohde, J. Whitaker, and T.T.N. Bucher, *Communications Receivers*, McGraw-Hill, 1996.

## Periodic Binary Bits Generator, Waveform Output (PBGEN)



Property	Description	Unit	Default	Range/Type
<b>Bit_Pattern</b>	Pattern of bits to generate during each period in binary format	None	0101	String
<b>Period</b>	Period of the generated binary sequence	None	1	(0, Inf)/Integer
<b>NB</b>	Total number of binary bits to generate	None	100	(0, Inf)/Integer
<b>BR</b>	Bit rate of the generated binary sequence	Hz	1000	(0, Inf)/Real
<b>T</b>	True output value	Volt	1	(-Inf, Inf)/Real
<b>F</b>	False output value	Volt	0	(-Inf, Inf)/Real
<b>V0</b>	Initial value	Volt	0	(-Inf, Inf)/Real
<b>TS</b>	Sampling time	Sec	1e-6	(0, Inf)/Real
<b>TR</b>	Rise time	Sec	0	[0, Inf)/Real
<b>TF</b>	Fall time	Sec	0	[0, Inf)/Real
<b>DCD</b>	Duty cycle distortion, fraction of UI	None	0	[0, 1)/Real
<b>TXRJ</b>	Gaussian random transmit jitter	None	0	
<b>TXPJ</b>	Periodic random transmit jitter	None		
<b>TXUJ</b>	Uniform random transmit jitter	None		
<b>RANDOM_SEED</b>	Seed for random jitter	None	None	[0, MAXINT)/Integer
<b>Rout</b>	Output impedance	Ohm	0	[0, Inf)/Real
<b>Ports</b>				
<b>Output</b>	Output signal (real)			

## Notes

This model outputs a periodic waveform defined by the user specified parameters.

This generated output waveform is a periodic binary waveform of T's and F's with a BR bit rate and a TS sampling period. The period of this bit sequence, in bits, is given by PERIOD and the bits generated during each period are specified by BIT\_PATTERN in binary format. For example, if BIT\_PATTERN = 1010, PERIOD = 4 bits, BR = 10 bits/sec, TS = 50 ms, then output sequence is (in samples) FFTTFFTTFFTT ... . Note that the resulting number of samples per bit in this case is  $2 = 1/(TS*BR)$ . Also note that the pattern always starts with the least significant bit of BIT\_PATTERN. It is common that the parameters T and F are set to the default values of 1 and 0 respectively. In this case, the model outputs a binary sequence.


## Netlist Form

```
APBGEN:NAME n1 nexsys_component=PBGEN Bit_Pattern=val Period=val
[NB=val] [BR=val] [T=val] [F=val]
+ [V0=val] [TS=val] [TR=val] [TF=val]
+ [DCD=val] [TXRJ=val] [[TXPJ=val] [TXUJ=val] [RANDOM_SEED=val]
+ [Rout=val]
```

## Netlist Example

```
APBGEN:1 net12 nexsys_component=PBGEN Bit_Pattern=10110010101100
Period=6 NB=1024
```

## Periodic Binary Bits Generator, Differential Waveform Outputs (PBGEND)



Property	Description	Unit	Default	Range/Type
<b>Bit_Pattern</b>	Pattern of bits to generate during each period in binary format	None	0101	String
<b>Period</b>	Period of the generated binary sequence in bits	None	1	(0, Inf)/Integer
<b>NB</b>	Total number of binary bits to generate	None	100	(0, Inf)/Integer
<b>BR</b>	Bit rate of the generated binary sequence	Hz	1000	(0, Inf)/Real
<b>T</b>	True output value	Volt	1	(-Inf, Inf)/Real
<b>F</b>	False output value	Volt	0	(-Inf, Inf)/Real
<b>V0</b>	Initial value	Volt	0	(-Inf, Inf)/Real
<b>TS</b>	Sampling time	Sec	1e-6	(0, Inf)/Real
<b>TR</b>	Rise time	Sec	0	[0, Inf)/Real
<b>TF</b>	Fall time	Sec	0	[0, Inf)/Real
<b>DCD</b>	Duty cycle distortion, fraction of UI	None	0	[0, 1)/Real
<b>TXRJ</b>	Gaussian random transmit jitter	None	0	
<b>TXPJ</b>	Periodic random transmit jitter	None		
<b>TXUJ</b>	Uniform random transmit jitter	None		
<b>RANDOM_SEED</b>	Seed for random jitter	None	None	[0, MAXINT)/Integer
<b>Rout1</b>	Output1 impedance	Ohm	0	[0, Inf)/Real
<b>Rout2</b>	Output2 impedance	Ohm	0	[0, Inf)/Real
<b>Ports</b>				
<b>Output1</b>	Output1 signal (real)			

<b>Output2</b>	Output2 signal (real)
----------------	-----------------------

**Note:**

This model outputs a periodic waveform to the first output defined by the user specified parameters. The second output is the negative of the first output.

This generated “positive” output waveform is a periodic waveform of T's and F's with a BR bit rate and a TS sampling period. The period of this bit sequence, in bits, is given by PERIOD and the bits generated during each period are specified by BIT\_PATTERN in binary format. For example, if BIT\_PATTERN = 1010, PERIOD = 4 bits, BR = 10 bits/sec, TS = 50 ms, then output sequence is (in samples) F/2F/2T/2T/2F/2F/2T/2T/2F/2F ... . Note that the resulting number of samples per bit in this case is  $2 = 1/(TS*BR)$ . Also note that the pattern always starts with the least significant bit of BIT\_PATTERN. It is common that the parameters T and F are set to the default values of 1 and 0 respectively.

**Netlist Form**

```
APBGEND:NAME n1 n2 nexsys_component=PBGEN Bit_Pattern=val
Period=val [NB=val] [BR=val] [T=val] [F=val]
+ [V0=val] [TS=val] [TR=val] [TF=val]
+ [DCD=val] [TXRJ=val] [TXPJ=val] [TXUJ=val] [RANDOM_SEED=val]
+ [Rout1=val] [Rout2=val]
```

**Netlist Example**

```
APBGEND:1 1 2 nexsys_component=PBGEN Bit_Pattern=10 Period=6
NB=1024
```

## Pseudo Random Binary Source (PRBS)



Property	Description	Units	Default	Range/Type
<b>NB</b>	Total number of binary bits to generate	Sec	100	[1, Inf)/Integer
<b>BR</b>	Bit rate of the generated binary sequence in bits per second	Bits/sec	1000	(0, Inf)/Real
<b>T</b>	True output value	Volt	1	(-Inf, Inf)/Real
<b>F</b>	False output value	Volt	0	(-Inf, Inf)/Real
<b>V0</b>	Initial value	Volt	0	(-Inf, Inf)/Real
<b>TS</b>	Sampling time	Sec	1e-006	(0, Inf)/Real
<b>TR</b>	Rise time	Sec	0	[0, Inf)/Real
<b>TF</b>	Fall time	Sec	0	[0, Inf)/Real
<b>SEED</b>	Random seed	None	0	[0, Inf)/Integer
<b>ROUT</b>	Output impedance	Ohm	0	[0, Inf)/Real
<b>Ports</b>				
<b>Output</b>	Output signal (real)			

### Notes

This model generates the Pseudo Random Binary signal, and output it as a waveform according to the specified parameters.

### Netlist Form


```
APRBS:Name n1 nexsys_component=PRBS NB=val BR=val TS=val
[T=val] [F=val] [V0=val] [TR=val] [TF=val] [SEED=val]
[Rout=val]
```



### Netlist Example

```
APRBS:1 1 nexsys_component=PRBS NB=100 BR=1000 TS=1e-6
```

## Pseudo Random Binary Source:Differential Waveform Outputs (PRBSD)



Property	Description	Units	Default	Range/Type
<b>NB</b>	Total number of binary bits to generate	Sec	100	[1, Inf)/Integer
<b>BR</b>	Bit rate of the generated binary sequence in Hz	Hz	1000	(0, Inf)/Real
<b>T</b>	True output value	Volt	1	(-Inf, Inf)/Real
<b>F</b>	False output value	Volt	0	(-Inf, Inf)/Real
<b>V0</b>	Initial value	Volt	0	(-Inf, Inf)/Real
<b>TS</b>	Sampling time	Sec	1e-006s	(0, Inf)/Real
<b>TR</b>	Rise time	Sec	0	[0, Inf)/Real
<b>TF</b>	Fall time	Sec	0	[0, Inf)/Real
<b>SEED</b>	Random seed	None	0	[0, Inf)/Integer
<b>ROUT1</b>	Output1 impedance	Ohm	0	[0, Inf)/Real
<b>ROUT2</b>	Output2 impedance	Ohm	0	[0, Inf)/Real
<b>Ports</b>				
<b>Output1</b>	Output1 signal (real)			
<b>Output2</b>	Output2 signal (real)			

**Note:**

This model generates the Pseudo Random Binary signal, and output it as a waveform according to the specified parameters to the first output. The signal at the second output is the negative of the first output.


**Netlist Form**

```
APRBSD:Name n1 nexsys_component=PRBSD NB=val BR=val TS=val  
[T=val] [F=val] [V0=val] [TR=val] [TF=val] [SEED=val]  
[Rout1=val] [Rout2=val]
```

**Netlist Example**

```
APRBSD:1 1 nexsys_component=PRBSD NB=100 BR=1000 TS=1e-6
```


## Periodic Pulse Waveform Generator (PULSE)



Property	Description	Units	Default	Range/Type
<b>NSAMP</b>	Number of samples of the output waveform	None	100	(0, Inf)/Integer
<b>SAMPLE_RATE</b>	Output sample rate	Hz	1000	(0, Inf)/Real
<b>PERIOD</b>	Time period of pulse	Sec	0.01s	(0, Inf)/Real
<b>A</b>	Amplitude of pulse	Volt	1	(-Inf, Inf)/Real
<b>DUTY</b>	Duty cycle	None	0.5	[0, 1]/Real
<b>T1</b>	Pulse rise time	Sec	0	[0, Inf)/Real
<b>T2</b>	Pulse fall time	Sec	0	[0, Inf)/Real
<b>ROUT</b>	Output impedance	Ohm	0	[0, Inf)/Real
<b>Ports</b>				
<b>Output</b>	Output signal (real)			

### Notes

This model generates a periodic pulse voltage waveform, as follows:



$$DURATION = \frac{NSAMP}{SampleRate}$$

$$T = PERIOD \cdot DUTY$$


**Netlist Form**

```
APULSE:Name n1 nexsys_component=PULSE NSAMP=val  
SAMPLE_RATE=val PERIOD=val A=val DUTY=val [T1=val] [T2=val]  
[Rout=val]
```

**Netlist Example**

```
APULSE 1 nexsys_component=PULSE NSAMP=1000 SAMPLE_RATE=100KHZ  
+ PERIOD=10mS A=1V DUTY=0.3
```

## Piecewise Linear Source (PWL)



Property	Description	Units	Default	Range/Type
<b>T1...Tn</b>	Time instance	Sec	0	[0, Inf)/Real
<b>V1...Vn</b>	Voltage at corresponding time instance	Volt	0	[0, Inf)/Real
<b>File</b>	File name	None	Optional	String
<b>NSAMP</b>	Number of samples of the output waveform	None	100	(0, Inf)/Real
<b>SAMPLE_RATE</b>	Output sample rate	Hz	1000	(0, Inf)/Real
<b>ROUT</b>	Output impedance	Ohm	0	[0, Inf)/Real
<b>Ports</b>				
<b>Output</b>	Output signal (real)			

### Notes

1. This model outputs a piece wise linear waveform. The waveform is defined by either the parameters T and V, or by the external file. The external file should be a text file with two columns of data: the first column being time points and the second column being voltage points. Note that the external file is predominant over the parameters T and V when both are specified.
2. Linefeeds are optional in external files, which means that:

```
# s v
0 0
1 0
2 1
3 1
4 1 5 1 6 2 7 2 8 0 9 0 10 1
```

is parsed the same as:

00  
10  
21  
31  
41  
51  
62  
72  
80  
90  
10 1


**Netlist Form**

```
APWL:Name n1 nexsys_component=PWL [T1...Tn=val] [V1...Vn=val]  
[File=val] NSAMP=val SAMPLE_RATE=val [Rout=val]
```

**Netlist Example**

```
APWL:1 1 nexsys_component=PWL NSAMP=1000 SAMPLE_RATE=100KHZ  
T1=1s T2=2s T3=4s V1=1v V2=5.2v V3=1.3v  
  
APWL:1 1 nexsys_component=PWL NSAMP=1000 SAMPLE_RATE=100KHZ  
FILE="pwl.txt"
```

## QuickEye Source (QE\_Source)



Property	Description	Unit	Default	Range/Type
<b>Bit_Pattern</b>	Pattern of bits to generate during each period in binary format	None	0101	String
<b>Period</b>	Period of the generated binary sequence	None	1	(0, Inf)/Integer
<b>NB</b>	Total number of binary bits to generate	None	100	(0, Inf)/Integer
<b>UI</b>	Unit interval	Second	1e-9	(0, Inf)/Real
<b>STEP_RESP_NUM_UI</b>	Number of unit intervals to run step response	None	10	(0, MAX_INT]/Integer
<b>TRISE</b>	Rise time	Sec	0	[0,Inf)/Real
<b>TFALL</b>	Fall time	Sec	0	[0,Inf)/Real
<b>DCD</b>	Duty cycle distortion, fraction of UI	None	0	[0,1)/Real
<b>TXRJ</b>	Gaussian random transmit jitter	None	0	
<b>TXPJ</b>	Periodic random transmit jitter	None		
<b>TXUJ</b>	Uniform random transmit jitter	None		
<b>RANDOM_SEED</b>	Seed for random jitter	None	None	[0,MAXINT)/Integer
<b>Rout</b>	Output impedance	Ohm	0	[0, Inf)/Real
<b>Ports</b>				
<b>Output</b>	Output signal (real)			

### Notes

This model outputs a periodic waveform defined by the user specified parameters for Quick Eye analysis.



**Netlist Form**

```
AQESRC:NAME n1 nexsys_component=quickeye_source
+ Bit_Pattern=val Period=val [NB=val] [UI=val] [STEP_RESP_NUM_UI=val]
+ [TRISE=val] [TFALL=val]
+ [DCD=val][TXRJ=val] [TXPJ=val] [TXUJ=val] [RANDOM_SEED=val]
+ [Rout1=val] [Rout2=val]
```

**Netlist Example**

```
AQESRC:1 1 nexsys_component=quickeye_source
+ Bit_Pattern=1110010101100101 Period=6 NB=1024 UI=1e-9
+ TRISE=2e-10 TFALL=2e-10
+ TXRJ=0.2 RANDOM_SEED=201
```

## Constant Source, Real (RCONST)



Property	Description	Units	Default	Range/Type
<b>CONSTANT</b>	Constant value	Volt	1	(-Inf, Inf)/Real
<b>NSAMP</b>	Number of Samples	None	100	(0, Inf)/Integer
<b>SAMPLE_RATE</b>	Output sample rate	Hz	1000	(0, Inf)/Real
<b>ROUT</b>	Output impedance	Ohm	0	[0, Inf)/Real
<b>Ports</b>				
<b>Output</b>	Output signal (real)			

### Notes

This model outputs a stream of real samples, each of value CONSTANT (for a total of NSAMP samples). The sampling rate of the output signal is SAMPLE\_RATE Hz.

### Netlist Form

```
ARCONST:Name n1 nexsys_component=RCONST Constant=val
NSAMP=val Sample_Rate=val [Rout=Val]
```

### Netlist Example

```
ARCONST:1 1 nexsys_component=RCONST Constant=1V NSAMP=100
Sample_Rate=1KHZ
```

## Data File Source, Real (RFILESRC)



Property	Description	Units	Default	Range/Type
<b>NSAMP</b>	Number of samples to read from external file	None	100	(0, Inf)/Integer
<b>SAMPLE_RATE</b>	Rate at which samples output from source file	Hz	1000	(0, Inf)/Real
<b>File</b>	Name of the external data file	None	<Filename>	String
<b>ROUT</b>	Output impedance	Ohm	0	[0, Inf)/Real
<b>Ports</b>				
<b>Output</b>	The output signal (real)			

### Notes

This model reads real type data from an external file and outputs it at a rate equals to SAMPLE\_RATE. The file should have no header information, it should contain the ascii data to be read out. If the file contains fewer than NSAMP data points, the data in the file is read in a periodic fashion until NSAMP samples are output.


### Netlist Form

```
ARFILESRC:Name n1 nexsys_component=RFILESRC NSAMP=val
SAMPLE_RATE=val FILE=val +[Rout=val]
```

### Netlist Example

```
ARFILESRC:1 1 nexsys_component=RFILESRC NSAMP=1000
SAMPLE_RATE=3.5MHZ FILE="data.txt"
```

## Periodic Sawtooth Waveform Generator (SAWTOOTH)



Property	Description	Units	Default	Range/Type
<b>NSAMP</b>	Number of samples of the output waveform	None	100	(0, Inf)/Integer
<b>SAMPLE_RATE</b>	Output sample rate	Hz	1000	(0, Inf)/Real
<b>PERIOD</b>	Time period of sawtooth	Sec	0.01	[0, Inf)/Real
<b>A</b>	Amplitude of sawtooth	Volt	1	(0, Inf)/Real
<b>ROUT</b>	Output impedance	Ohm	0	[0, Inf)/Real
<b>Ports</b>				
<b>Output</b>	Output of voltage waveform generator (real)			

### Notes

This model generates a periodic sawtooth voltage waveform with a total duration calculated by:

$$Duration = \frac{NSAMP}{SampleRate}$$


### Netlist Form

```
ASAWTOOTH:Name n1 nexsys_component=SAWTOOTH NSAMP=val
SAMPLE_RATE=val PERIOD=val A=val [Rout=Val]
```

### Netlist Example

```
ASAWTOOTH:1 1 nexsys_component=SAWTOOTH NSAMP=1000
SAMPLE_RATE=100KHZ PERIOD=10mS A=1V
```

## Sine Wave (SIN)



Property	Description	Units	Default	Range/Type
<b>NSAMP</b>	Number of samples	None	1024	(0, Inf)/Integer
<b>SAMPLE_RATE</b>	Output sample rate	MHz	102.4	(0, Inf)/Real
<b>F</b>	Output frequency	MHz	1	[0, Inf)/Real
<b>AMPLITUDE</b>	Amplitude	Volt	1	(-Inf, Inf)/Real
<b>OFFSET</b>	Voltage offset	Volt	0	(-Inf, Inf)/Real
<b>PHASE</b>	Output Phase Shift	Deg	0	(-Inf, Inf)/Real
<b>ROUT</b>	Output impedance	Ohm	0	[0, Inf)/Real
<b>Ports</b>				
<b>Output</b>	Output signal (real)			

### Notes

The output voltage of this model is given by:

$$V_{out}(t) = A \sin(2\pi ft + PHASE) + OFFSET$$

where  $A$  is the amplitude. Note that the sampling rate must be at least twice larger than the frequency of the sinusoid.


### Netlist Form

```
ASIN:Name n1 nexsys_component=SIN [NSAMP=val]
[SAMPLE_RATE=val] [F=val] [AMPLITUDE=val] [OFFSET=val]
[PHASE=val] [Rout=val]
```

### Netlist Example

```
ASIN:1 n1 nexsys_component=SIN NSAMP=2048 SAMPLE_RATE=10MHz  
F=1MHz AMPLITUDE=2v OFFSET=0.5v PHASE=45
```

## Periodic Square Waveform Generator (SQRSRC)



Property	Description	Units	Default	Range/Type
<b>NSAMP</b>	Number of samples of the output waveform	None	100	(0, Inf)/Integer
<b>SAMPLE_RATE</b>	Output sample rate	Hz	1000	(0, Inf)/Real
<b>PERIOD</b>	Time period of square	Sec	0.01	[0, Inf)/Real
<b>A</b>	Amplitude of square	Volt	1V	(0,Inf)/Real
<b>ROUT</b>	Output impedance	Ohm	0	[0, Inf)/Real
<b>Ports</b>				
<b>Output</b>	Output of voltage waveform generator (real)			

### Notes

1. This model generates a periodic square voltage waveform with a total duration calculated by:

$$DURATION = \frac{NSAMP}{SampleRate}$$


### Netlist Form

```
ASQRSRC:Name n1 nexsys_component=SQRSRC NSAMP=val
SAMPLE_RATE=val PERIOD=val A=val [Rout=Val]
```

### Netlist Example

```
ASQRSRC:1 1 nexsys_component=SQRSRC NSAMP=1000
SAMPLE_RATE=100KHZ PERIOD=10mS A=1V
```

## Step Waveform Generator (STEPGEN)



Property	Description	Unit	Default	Range/Type
<b>NSAMP</b>	Number of samples of the output waveform	None	100	[1,INF) /Integer
<b>SAMPLE_RATE</b>	Output sample rate	Hz	1000	(0,INF)/Real
<b>A</b>	Amplitude of step waveform	Volt	1	(-INF,INF) /Real
<b>NSAMP_A</b>	Number of samples with amplitude A	None	20	[0,INF) /Integer
<b>Rout</b>	Output impedance	Ohm	0	[0, Inf)/Real
<b>Ports</b>				
<b>Output</b>	Output signal (real)			

### Notes

This model generates a step signal. The first NSAMP\_A samples are of amplitude A, while the rest of the samples are of 0 value.

### Netlist Form


```
ASTEPGEN:Name n1 nexsys_component=STEPGEN NSAMP=val
Sample_Rate=val A=val NSMAP_A=val [ROUT=val]
```

### Netlist Example

```
ASTEPGEN:1 1 nexsys_component=STEPGEN nsamp=1024
Sample_Rate=200KHz A=1 NSAMP_A=20
```




## Periodic Step Waveform Generator (STEPSRC)



Property	Description	Units	Default	Range/Type
<b>NSAMP</b>	Number of samples of the output waveform	None	100	(0, Inf)/Integer
<b>SAMPLE_RATE</b>	Output sample rate	Hz	1000	(0, Inf)/Real
<b>PERIOD</b>	Time period of step	Sec	0.01	[0, Inf)/Real
<b>A</b>	Amplitude of step	Volt	1v	(0,Inf)/Real
<b>T1</b>	Start time of step	Sec	0s	[0, Inf)/Real
<b>T2</b>	Stop time of step	Sec	1s	[0, Inf)/Real
<b>ROUT</b>	Output impedance	Ohm	0	[0, Inf)/Real
<b>Ports</b>				
<b>Output</b>	Output of voltage waveform generator (real)			

### Notes

1. This model generates a periodic step voltage waveform, as follows:



$$DURATION = \frac{NSAMP}{SampleRate}$$

### Netlist Form

```
ASTEPSRC:Name n1 nexsys_component=STEPSRC NSAMP=val  
SAMPLE_RATE=val PERIOD=val A=val
```

```
+ T1=val T2=val [Rout=Val]
```

### Netlist Example

```
ASTEPSRC:1 nexsys_component=STEPSRC NSAMP=1000  
SAMPLE_RATE=100KHZ PERIOD=10mS A=1V T1=5mS
```

```
+ T2=8mS
```

## Periodic Triangle Waveform Generator (TRIANGLE)



Property	Description	Units	Default	Range/Type
<b>NSAMP</b>	Number of samples of the output waveform	None	100	(0, Inf)/Integer
<b>SAMPLE_RATE</b>	Output sample rate	Hz	1000	(0, Inf)/Real
<b>PERIOD</b>	Time period of triangle	Sec	0.01	[0, Inf)/Real
<b>A</b>	Amplitude of triangle	Volt	1	(0, Inf)/Real
<b>ROUT</b>	Output impedance	Ohm	0	[0, Inf)/Real
<b>Ports</b>				
<b>Output</b>	Output of voltage waveform generator (real)			

### Notes

This model generates a periodic triangle voltage waveform, with a total duration calculated by:

$$Duration = NSAMP / Sample\_Rate$$

### Netlist Form

```
ATRIANGLE:Name n1 nexsys_component=TRIANGLE NSAMP=val
+ SAMPLE_RATE=val PERIOD=val A=val
[Rout=Val]
```

### Netlist Example

```
ATRIANGLE:1 1 nexsys_component=TRIANGLE NSAMP=1000
SAMPLE_RATE=100KHZ PERIOD=10mS A=1V
```


## WCDMA Multi-Antenna

This topic describes the following System components:

["Multipath Nonfading Channel for Linear Antenna Array \(MNCHLAA\) "](#) on the facing page

["Multipath Rayleigh Fading Channel for Linear Antenna Array \(MRFCHLAA\) "](#) on page 38-534

## Multipath Nonfading Channel for Linear Antenna Array (MNCHLAA)



Property	Description	Units	Default	Range/Type
<b>L</b>	Number of paths	None	3	[1, 12]/Integer
<b>J</b>	Number of antennas	None	2	[1, 16]/Integer
<b>C</b>	Antenna array spacing	Meter	0.1	(0, Inf)/Real
<b>D1</b>	Delay of first path (samples)	None	0	[0, Inf)/Integer
<b>GAIN1</b>	Magnitude of the complex gain factor for first path	None	1	[0, Inf)/Real
<b>PHASE1</b>	Phase of the complex gain factor for first path	Deg	0	[-180, 180)/Real
<b>A1</b>	DOA of first path	Deg	0	[-180, 180)/Real
<b>D2~D12</b>	Delay of nth path (samples)	None	0	[0, Inf)/Integer
<b>GAIN2 ~GAIN12</b>	Magnitude of the complex gain factor of all other paths	None	0	[0, Inf)/Real
<b>PHASE2 ~PHASE12</b>	Phase of the complex gain factor for all other paths	Deg	0	[-180, 180)/Real
<b>A2~A12</b>	DOA of all other paths	Deg	0	[-180, 180)/Real
<b>RIN</b>	Input impedance	Ohm	Inf	(0, Inf)/Real
<b>ROUT</b>	Output impedance	Ohm	0	[0, Inf)/Real
<b>Ports</b>				
<b>Input</b>	Input signal in complex envelope format (complex)			
<b>Output</b>	Multipath nonfading signal, in complex envelope format, for all antennas			

	(complex)
--	-----------

**Notes**

1. This model can be used to simulate a Multipath Nonfading Channel , then generate the signal at each antenna when Linear Antenna Array is used in the receiver.
2. Representing the RF channel as a time-variant channel and using a base-band complex envelope representation, the channel gain factor is specified by:

$$h(t) = \sum_{i=0}^{L-1} Gain_i e^{jPhase_i} \delta(t - \tau_i) \quad (1 \leq L \leq 12) \tag{1}$$

where  $L$  is the number of paths,  $Gain$  and  $Phase$  are magnitude and phase of the complex gain for the  $i$ th path,  $\tau_i \Rightarrow 0$  is the channel delay which can be expressed by  $D_i$  samples.

3. The above does not consider linear antenna array. A uniformly spaced linear antenna array with  $J$  elements<sup>[1][2]</sup> is considered, as shown in Fig.1.




Fig. 1 Block diagram of Linear Antenna Array

Assuming a signal with wavelength  $\lambda$  arrives at the linear antenna array from a direction, which is called direction of arrival (DOA)  $\Theta_i$ , and taking the first element in the array as phase reference, the relative phase shift of the received signal at the  $n$ th element can be expressed as

$$\psi_{in} = \frac{2\pi C(n-1)}{\lambda} \sin \theta_i \tag{2}$$

where  $C$  is the array spacing. The vector channel impulse response for the  $J$  elements can be expressed as

$$\vec{h}(t) = \sum_{i=0}^{L-1} \text{Gain}_i e^{j\text{Phase}_i} \vec{\beta}(\theta_i) \delta(t - \tau_i) \quad (1 \leq L \leq 12) \quad (3)$$

where  $\beta(\theta_i)$  is the array response vector, which is given by

$$\vec{\beta}(\theta_i) = [e^{j\psi_{i,1}} \quad e^{j\psi_{i,2}} \quad \dots \quad e^{j\psi_{i,J}}]^T \quad (4)$$

where  $[\ ]^T$  denotes the matrix transpose.

- Note that  $J$  samples are outputted successively for each input sample.

### Netlist Form

```
AMNCHLAA:NAME n1 n2 nexsys_component=MNCHLAA L=val J=val C=val
D1=val Gain1=val Phase1=val A1=val
+ [D2=val . . . A12=val] [RIN=val] [ROUT=val]
```

### Netlist Example

```
AMNCHLAA:1 1 2 nexsys_component=MNCHLAA L=2 J =2 C = 0.17 D1 = 0
Gain1 = 1.0 Phase1 = 0DEG A1 = 0DEG
+ D2 = 150 Gain2 = 0.1 Phase2 = 0DEG A2 = 10DEG
```

### References

- S. C. Swales, M. A. Beach, et al, "The performance enhancement of multibeam adaptive base-station antennas for cellular land mobile radio systems," *IEEE Trans. Veh. Technol.*, vol. 39, pp. 56–67, Feb. 1990.
- S. Tanaka, A. Harada, et al, "Experiments on coherent adaptive antenna array diversity for wideband DS-CDMA mobile radio," *IEEE Journal on Selected Areas in Communications*, vol. 18, No.8, pp.1495-1504, Aug. 2000.

## Multipath Rayleigh Fading Channel for Linear Antenna Array (MRFCHLAA)



Property	Description	Units	Default	Range/Type
<b>L</b>	Number of paths	None	3	[1, 12]/Integer
<b>J</b>	Number of antennas	None	2	[1, 16]/Integer
<b>VM</b>	Mobile velocity in km/h	None	12	[0, Inf)/Real
<b>C</b>	Antenna array spacing	Meter	0.15	(0, Inf)/Real
<b>SEED</b>	Random seed	None	0	(0, Inf)/Real
<b>D1</b>	Delay of first path (samples)	None	0	[0, Inf)/Integer
<b>P1</b>	Relative power of first path in dB	dB	-1e+020	(-Inf, 0]/Real
<b>A1</b>	DOA of first path	Deg	0	[-180, 180)/Real
<b>D2~D12</b>	Delay of nth path (samples)	None	0	[0, Inf)/Integer
<b>P2~P12</b>	Relative power of all other paths in dB	dB	-1e+020	(-Inf, 0]/Real
<b>A2~A12</b>	DOA of all other paths	Deg	0	[-180, 180)/Real
<b>RIN</b>	Input impedance	Ohm	Inf	(0, Inf]/Real
<b>ROUT</b>	Output impedance	Ohm	0	[0, Inf)/Real
<b>Ports</b>				
<b>Input</b>	Input signal in complex envelope format (complex)			
<b>Output</b>	Multipath Rayleigh fading signal, in complex envelope format, for all antennas (complex)			

### Notes

1. This model can be used to simulate a Multipath Rayleigh Fading Channel , then generate the signal at each antenna when Linear Antenna Array is used in the receiver.
2. The Doppler power spectrum for Multipath Rayleigh Fading Channel is given by <sup>[1][2]</sup>:



$$S_{E_z}(f) = \begin{cases} \frac{3b}{\omega_m} \left[ 1 - \left( \frac{f - f_c}{f_m} \right)^2 \right]^{-1/2} & |f - f_c| < f_m \\ 0 & \text{elsewhere} \end{cases} \quad (1)$$

where  $b$  is the average received power,  $f_m = \omega_m/2\pi$  is the maximum Doppler shift given by  $V_m/\lambda$  where  $V_m$  is mobile velocity and  $\lambda$  is the wavelength of the transmitted signal at frequency  $f_c$ .

3. Representing the RF channel as a time-variant channel and using a base-band complex envelope representation, the channel impulse response can be expressed as

$$h(t) = \sum_{i=0}^{L-1} \alpha_i(t) e^{j\phi_i(t)} \delta(t - \tau_i) \quad (1 \leq L \leq 12) \quad (2)$$

where  $L$  is the number of paths, the amplitude  $\alpha_i(t)$  for the  $i$ th path is Rayleigh distributed random variable, the phase shift  $\phi(t)$  is uniformly distributed,  $\tau_i \geq 0$  is the channel delay.

Since the Rayleigh fading process  $\alpha_i(t)e^{j\phi_i(t)}$  is complex, the in-phase process and quadrature process for each path are implemented separately, as shown in Fig. 1.




Fig. 1 Block diagram of Rayleigh fading simulator

Based on Eqn.(2), both the in-phase process and the quadrature process can be generated by passing a White Gaussian noise process through a baseband filter which has the following frequency response:

$$H(f) = \begin{cases} K \left[ 1 - \left( \frac{f}{f_m} \right)^2 \right]^{1/4} & |f| < f_m \\ 0 & \text{others} \end{cases} \quad (3)$$

where  $K$  is constant to normalize the frequency response. The above frequency response is generated in the frequency domain using FFT with  $length = 2048$  points. Each point ( $0 \leq k \leq length - 1$ ) corresponds to a certain frequency ( $f_k$ ) by means of the following equation:

$$f_k = k \times f_s \quad (4)$$


where  $f_s$  is the frequency sampling interval typically chosen to be on the order of  $f_m/10$ . The above frequency response has an even real part and an odd imaginary part to guarantee that the filtering process generates a real in-phase and quadrature correlated Gaussian processes. Each two generated Gaussian processes are combined to generate a Rayleigh fading process. It is important to point out that whether in-phase process or quadrature process is correlated among different points but the two processes are generated independently and therefore, uncorrelated.

Assume that channel delay for each path can be expressed by  $D_i$  samples. Each generated Rayleigh fading process corresponds to a path with a user-specified delay  $D_i$  and relative power  $P_i$ ,  $0 \leq i \leq L-1$ . The expected output along the  $i$ th fading path should be the input signal delayed by  $D_i$  samples and Rayleigh-faded with the specified  $i$ th relative power  $P_i$ . The total average power contribution from all paths is always normalized to unity. This is accomplished by setting the standard deviation of the  $i$ th generated in-phase and quadrature correlated Gaussian processes to

$$\sigma_i = \sqrt{\frac{P_i}{L-1}} \quad (5)$$

These time series of the generated fading process is further increased in the time domain to match the sampling rate of the input signal. This is accomplished by linearly interpolating the fading process (i.e., inserting fading points between each two originally generated fading points).

4. The above does not consider linear antenna array. A uniformly spaced linear antenna array with  $J$  elements<sup>[3][4]</sup> is considered, as shown in Fig.2.



5. Fig. 2 Block diagram of Linear Antenna Array

Assuming a signal with wavelength  $\lambda$  arrives at the linear antenna array from a direction, which is called direction of arrival (DOA)  $\Theta_i$ , and taking the first element in the array as phase reference, the relative phase shift of the received signal at the  $n$ th element can be expressed as

$$\psi_{i,n} = \frac{2\pi C(n-1)}{\lambda} \sin \theta_i \quad (6)$$

where  $C$  is the array spacing. The vector channel impulse response for the  $J$  elements can be expressed as

$$\vec{h}(t) = \sum_{i=0}^{L-1} \alpha_i(t) e^{j\psi_i(t)} \vec{\beta}(\theta_i) \delta(t - \tau_i) \quad (1 \leq L \leq 12) \quad (7)$$

where  $\vec{\beta}(\Theta_i)$  is the array response vector, which is given by

$$\vec{\beta}(\theta_i) = [e^{j\psi_{i,1}} \quad e^{j\psi_{i,2}} \quad \dots \quad e^{j\psi_{i,J}}]^T \quad (8)$$

where  $[ ]^T$  denotes the matrix transpose.

5. Note that  $J$  samples are outputted successively for each input sample.

### Netlist Form

```
AMRFCHLAA:NAME n1 n2 nexsys_component=MRFCHLAAA L=val J=val
VM=val C=val [SEED=val] D1=val P1=val A1=val
+ [D2=val . . . A12=val] [RIN=val] [ROUT=val]
```

### Netlist Example

```
AMRFCHLAA:1 1 2 nexsys_component=MRFCHLAAA L=2 J =2 VM = 12.0 C
= 0.17 SEED = 7359749 D1 = 0 P1 = 0 A1 = 0DEG
+D2 = 150 P2 = 0 A2 = 10DEG
```

### References

1. W. C. Jakes, *Microwave Mobile Communications*, New York: Wiley, 1974.
2. T. S. Rappaport, *Wireless Communications: Principles and Practice*, Prentice-Hall, 1996.
3. S. C. Swales, M. A. Beach, et al, "The performance enhancement of multibeam adaptive base-station antennas for cellular land mobile radio systems," *IEEE Trans. Veh. Technol.*, vol. 39, pp. 56–67, Feb. 1990.
4. S. Tanaka, A. Harada, et al, "Experiments on coherent adaptive antenna array diversity for wideband DS-CDMA mobile radio," *IEEE Journal on Selected Areas in Communications*, vol. 18, No.8, pp.1495-1504, Aug. 2000.

## WCDMA Rake Receiver

This topic describes the following System components:

- ["Despreader \(DESPREADER\)"](#) on the next page
- ["Channel Estimation \(LICE\)"](#) on page 38-542
- ["Matched Filter \(MATCHFILTER\)"](#) on page 38-545
- ["Multipath Search \(MPATHSEARCH\)"](#) on page 38-550
- ["Multipath Delay Estimation \(MPDE\)"](#) on page 38-553
- ["MPSK Symbol Decision \(MPSKSD\)"](#) on page 38-556
- ["Rake Combiner \(RAKECOMBINER\) "](#) on page 38-557
- ["Sample Selection \(SAMPSELECT\) "](#) on page 38-559
- ["SIR Measurement \(SIRM\) "](#) on page 38-561
- ["Transmission Power Control \(TPC\) "](#) on page 38-564
- ["Channel Estimation \(WMSA\) "](#) on page 38-566

## Despreader (DESPREADER)



Property	Description	Units	Default	Range/Type
<b>L</b>	Number of paths	None	2	[1, 16]/Integer
<b>G</b>	Spreading factor	None	32	[2, Inf]/Integer
<b>S</b>	Number of samples per chip	None	4	[1, 128]/Integer
<b>DMAX</b>	Maximum multipath delay for multi-path (samples)	None	31	[0, Inf]/Integer
<b>RIN1</b>	Input1 impedance	Ohm	Inf	(0, Inf]/Real
<b>RIN2</b>	Input2 impedance	Ohm	Inf	(0, Inf]/Real
<b>RIN3</b>	Input3 impedance	Ohm	Inf	(0, Inf]/Real
<b>ROUT</b>	Output impedance	Ohm	0	[0, Inf]/Real
<b>Ports</b>				
<b>Input1</b>	Received signal in complex envelope format (complex)			
<b>Input2</b>	Multipath delays, in terms of samples (integer)			
<b>Input3</b>	Spreading code (complex)			
<b>Output</b>	Symbols after despreading on each path (complex)			

### Limits

$$0 \leq D_{max} \leq (N_p + N_d) \times G \times S - 1$$

### Notes

1. The despreader model can be used to resolve the received multi-path signal and despread symbols on each path in DS/CDMA systems. For detailed algorithm, please refer to the **matched filter** model.
2. Note that  $L$  samples are outputted successively for each symbol.

### Netlist Form

```
ADESPREADER:NAME n1 n2 n3 n4 nexsys_component=DESPREADER L=val  
G=val [S=val] [DMAX=val] +[RIN1=val] [RIN2=val] [RIN3=val]  
[ROUT=val]
```


### Netlist Example

```
ADESPREADER:1 1 2 3 4 nexsys_component=DESPREADER L =2 G = 32 S  
= 4 DMAX = 20
```

### References

1. J. G. Proakis, Digital Communications, McGraw-Hill, 2001.
2. A. J. Viterbi, CDMA: Principles of Spread Spectrum Communication, Wesley Publishing Company, 1995.
3. K. Higuchi, H. Andoh, et al, "Experimental evaluation of combined effect of coherent RAKE combining and SIR-based fast transmit power control for reverse link of DS-CDMA mobile radio," *IEEE Journal on Selected Areas in Communications*, vol. 18, No.8, pp.1526-1535, Aug. 2000.

## Channel Estimation (LICE)



Property	Description	Units	Default	Range/Type
<b>PURPOSE</b>	Data demodulation {0} Power control {1}	None	0	[0, 1]/Integer
<b>L</b>	Number of paths	None	2	[1, 16]/Integer
<b>NP</b>	Number of pilot symbols	None	4	[0, INF)/Integer
<b>ND</b>	Number of data symbols	None	36	[0, INF)/Integer
<b>N0</b>	Number of the first pilot symbol	None	0	[0, INF)/Integer
<b>PHASE</b>	Additional phase of pilot symbols	Deg	0	[-180, 180)/Real
<b>Rin1</b>	Input1 Impedance	Ohm	Inf	(0,INF)/Real
<b>Rin2</b>	Input2 Impedance	Ohm	Inf	(0,INF)/Real
<b>Rout</b>	Output impedance	Ohm	0	[0,INF)/Real

### Limits

$$0 \leq N_0 \leq N_p - 1$$

### Notes

1. The Linear interpolation channel estimation model can be used to estimate channel characteristics for all paths using pilot symbols.
2. Algorithm description: Let  $r_i(n,k)$  be the  $n$ th received symbol at the output of the matched filter in the  $k$ th slot for the  $i$ th resolved path, and  $p(n,k)$  be the  $n$ th local standard pilot symbol in the  $k$ th slot. The instantaneous channel estimation of the  $i$ th resolved path is performed using the pilot symbols belonging to the  $k$ th slot as follows



$$\hat{\eta}_i(k) = \frac{1}{N_p} \sum_{n=0}^{N_p-1} \frac{r_i(n+N_0, k)}{P(n+N_0, k)} \tag{1}$$

where  $N_p$  is the number of pilot symbols per slot,  $N_0$  is the number of the first pilot symbol.

The instantaneous channel estimation is used for Power control. Extend the observation interval to more than one slot to add coherently several consecutive channel estimates for Data demodulation. The channel estimation is performed by a first order interpolation filter, and the following equation (2) is used for channel estimation of the first slot:

The following equation (3) is used for channel estimation of the other slots:

where  $N_s = N_p + N_d$  is number of symbols per slot. Finally,  $L$  samples are outputted successively for each symbol.

$$\tilde{\eta}_i(n, k) = \begin{cases} \hat{\eta}_i(k) & 0 \leq n < N_0 + N_p \\ \left(1 - \frac{n - N_0 - (N_p - 1)/2}{N_s}\right) \hat{\eta}_i(k) + \frac{n - N_0 - (N_p - 1)/2}{N_s} \hat{\eta}_i(k+1) & N_0 + N_p \leq n < N_s \end{cases}$$

$$\tilde{\eta}_i(n, k) = \begin{cases} \frac{N_0 + (N_p - 1)/2 - n}{N_s} \hat{\eta}_i(k+1) + \left(1 - \frac{N_0 + (N_p - 1)/2 - n}{N_s}\right) \hat{\eta}_i(k) & 0 \leq n < N_0 \\ \hat{\eta}_i(k) & N_0 \leq n < N_0 + N_p \\ \left(1 - \frac{n - N_0 - (N_p - 1)/2}{N_s}\right) \hat{\eta}_i(k) + \frac{n - N_0 - (N_p - 1)/2}{N_s} \hat{\eta}_i(k+1) & N_0 + N_p \leq n < N_s \end{cases}$$

- In order to understand this model better, a block diagram of Rake receiver used in time-multiplexed pilot channel is given, as shown in Fig. 1




Fig. 1 Block diagram of Rake receiver

### Netlist Form

```
ALICE:NAME  n1 n2 n3 nexsys_component=LICE [PURPOSE=val] L=val  
NP=val ND=val [N0=val] [PHASE=val] + [RIN1=val] [RIN2=val]  
[ROUT=val]
```

### Netlist Example

```
ALICE:1 1 2 3 nexsys_component=LICE PURPOSE = 0 L =2 NP = 4 ND =  
16 PHASE = 0DEG
```

### References

1. F. Adachi, K. Ohno, et al, "Coherent multicode DS-CDMA mobile radio access," *IEICE Trans. Commun.*, vol. E79-B, pp. 1316–1325, Sept. 1996.
2. S. Sampei and T. Sunaga, "Rayleigh fading compensation for QAM in land mobile radio communications," *IEEE Trans. Veh. Tech.*, vol. 42, no. 2, pp. 137–147, May 1993.

## Matched Filter (MATCHFILTER)



Property	Description	Units	Default	Range/Type
<b>METHOD</b>	Pilot Assisted {0} / Perfect {1}	None	0	[0, 1]/Integer
<b>L</b>	Number of paths	None	2	[1, 16]/Integer
<b>G</b>	Spreading factor	None	32	[2, Inf)/Integer
<b>S</b>	Number of samples per chip	None	4	[1, 128]/Integer
<b>K</b>	Number of slots for block-average power delay estimation	None	1	[1, Inf)/Integer
<b>NP</b>	Number of pilot symbols	None	4	[1, Inf)/Integer
<b>ND</b>	Number of data symbols	None	36	[0, Inf)/Integer
<b>N0</b>	Number of the first pilot symbol	None	0	[0, Inf)/Integer
<b>DMAX</b>	Maximum multipath delay (samples)	None	31	[0, Inf)/Integer
<b>D0~D15</b>	Multipath delays (samples)	None	0	[0, Inf)/Integer
<b>RIN1</b>	Input1 impedance	Ohm	Inf	(0, Inf]/Real
<b>RIN2</b>	Input2 impedance	Ohm	Inf	(0, Inf]/Real
<b>RIN3</b>	Input3 impedance	Ohm	Inf	(0, Inf]/Real
<b>ROUT</b>	Output impedance	Ohm	0	[0, Inf)/Real
<b>Ports</b>				

<b>Input1</b>	Received signal in complex envelope format (complex)
<b>Input2</b>	Spreading code (complex)
<b>Input3</b>	Pilot symbols (complex)
<b>Output</b>	Despread symbols of the current slot (complex)

**Limits**

$$0 \leq N_0 \leq N_d - 1$$

**Notes**

1. The matched filter model can be used to resolve the received multi-path signal and despread symbols on each path in DS/CDMA systems. The block diagram of the matched filter is shown in Fig.1. If Method is set to Pilot Assisted {0}, the received signal is despread using the estimated multi-path delays (i.e., the output of the Multi-Path Search). If Method is set to Perfect {1}, the received signal is despread using the given parameter values  $D_0 \sim D_{L-1}$ .




Fig. 1 Block diagram of matched filter

2. Slot Structure

The slot structure is shown in Fig.2. Each slot comprises  $N_p$  pilot symbols and  $N_d$  data symbols.  $N_0$  is the number of the first pilot symbol, i.e, the  $N_0 \sim (N_0 + N_p - 1)$  symbols are

pilots.




Fig.2 Slot structure

3. Sample Selection: Because of channel delay and shaping filter, the optimum sample position should be found to maximize the output power and minimize inter-symbol interference. The input signal is a discrete one sampled at the rate of  $1/T_s$  in simulation. To determine the optimum sample position is to select an optimum sample on the  $S$  samples during a chip. The optimum sample position can be determined by comparing correlation values between the received signal starting at each sample point and the corresponding spreading code.

Assume complex vector  $x [ ]$  stores the received signal sampled at the rate of  $1/T_s$ . Thus the correlation value between the received signal and the spreading code is given by

$$R_1(j) = \frac{1}{2G} \sum_{i=0}^{G-1} \sum_{k=0}^{S-1} x[i \times S + k + j] \times c^*[i] \tag{1}$$

4. where  $G$  is the spreading factor and  $S$  is the number of samples per chip and the vector  $c [ ]$  stores the corresponding spreading code. The factor  $1/2$  is used to remove changes of symbol power caused by spreading and despreading. When the  $j$ th sample point of input signal hits the first chip of that symbol (which is spread by the spreading code  $c [ ]$ ), the magnitude of the correlation value is the greatest among these samples.

In this model, there are  $(D_{max}+1)$  correlation values, where  $D_{max}$  is the possible maximum path delay in terms of samples. Once the  $(D_{max}+1)$  correlation values are calculated, the sample position where the magnitude of the correlation value is the greatest is selected. If this sample is the  $j$ th sample, then  $j \bmod S$  becomes the optimum sample position ( $S_{OPT}$ ).

Because all  $N_F$  pilot symbols in a slot are known for the matched filter in the receiver, their correlation values are added to increase processing gain. However, pilot symbols are not the same in a slot, these correlation values must be divided by the corresponding pilot symbol values before the addition. So  $(D_{max}+1)$  values are produced. If the  $j$ th one has the

greatest magnitude, the  $(J \bmod S)$  sample position for each chip is selected as the optimum sample position for the current slot.

In a practical situation, it is very difficult to search, slot by slot. This model allows us to use the block-average power delay profile ( $K > 1$ ) [3]. First, the instantaneous power delay profile is measured by using pilot symbols belonging to each slot and, then, average them over multiple slots.

5. Multi-Path Search: The transmitted signal arrives at the receiver via different paths and delays. To use more signal power, multi-path delays of the received signal of the appropriate user are determined and signals on each resolved paths are combined. Because it is difficult to determine the relative multi-path delays at the precision of  $T_S$ , multi-path delays are determined at the precision of  $T_C$ , where  $D_C = T_C \times S$  is chip duration. Let  $D_C$  be the maximum delay in terms of chips, i.e.,  $D_C$  equals the largest integer which is not larger than  $D_C/S$ , can be expressed as

$$D_C = \lfloor D_z/S \rfloor \quad (2)$$

6. After the optimum sample position  $D_{OPT}$  has been determined by Sample Selection, the correlation values between the received signal at each possible delay, in terms of chips, are calculated as follows:

$$R_2(j) = \frac{1}{2G} \sum_{i=0}^{G-1} \sum_{k=0}^{S-1} x[(i+j) \times S + k + S_{opt}] \times c^*[i] \quad (3)$$

7. As in Sample Selection, the correlation values of different pilot symbols on the same path are divided by the corresponding pilot symbol values and added.  $D_C + 1$  results of additions are obtained. In these results,  $L$  with the greatest magnitude are selected, the corresponding paths that belong to  $L$  results are determined as  $L$  valid paths. The Multi-Path Search process can also use the block-average power delay profile ( $K > 1$ ) [3].
8. Despread: After multi-path delays are obtained by the Multi-Path Search, symbols on each path in current slot are despread. If *Method* is set to Perfect {1}, symbols on each path in current slot are despread using the given parameter values  $D_0 \sim D_{L-1}$ , rather than the multi-path delays are obtained by the Multi-Path Search. The despreading process is the same as the process of calculating correlation value. Finally,  $L$  samples are outputted successively for each symbol.

### Netlist Form

```
AMATCHFILTER:NAME n1 n2 n3 n4 nexsys_component=MATCHFILTER
[METHOD=val] L=val G=val [S=val] [K=val] NP=val ND=val
```

```
[N0=val] [DMAX=val] [D0=val,..., D15=val] [RIN1=val] [RIN2=val]  
[RIN3=val] [ROUT=val]
```


### Netlist Example

```
AMATCHFILTER:1 1 2 3 4 nexsys_component=MATCHFILTER METHOD = 0  
L =2 G = 32 S = 4 DMAX = 20 NP = 4 ND = 16 D0 = 1 D1 = 9
```

### References

1. J. G. Proakis, *Digital Communications*, McGraw-Hill, 2001.
2. A. J. Viterbi, *CDMA: Principles of Spread Spectrum Communication*, Wesley Publishing Company, 1995.
3. K. Higuchi, H. Andoh, et al, "Experimental evaluation of combined effect of coherent RAKE combining and SIR-based fast transmit power control for reverse link of DS-CDMA mobile radio," *IEEE Journal on Selected Areas in Communications*, vol. 18, No.8, pp.1526-1535, Aug. 2000.

## Multipath Search (MPATHSEARCH)



Property	Description	Units	Default	Range/Type
<b>METHOD</b>	Pilot Assisted {0} / Perfect {1}	None	0	[0, 1]/Integer
<b>L</b>	Number of paths	None	2	[1, 16]/Integer
<b>G</b>	Spreading factor	None	32	[2, Inf)/Integer
<b>S</b>	Number of samples per chip	None	4	[1, 128]/Integer
<b>K</b>	Number of slots for block-average power delay estimation	None	1	[1, Inf)/Integer
<b>NP</b>	Number of pilot symbols	None	4	[1, Inf)/Integer
<b>ND</b>	Number of data symbols	None	36	[0, Inf)/Integer
<b>N0</b>	Number of the first pilot symbol	None	0	[0, Inf)/Integer
<b>DMAX</b>	Maximum multipath delay (samples)	None	31	[0, Inf)/Integer
<b>D0~D15</b>	Multipath delays (samples)	None	0	[0, Inf)/Integer
<b>RIN1</b>	Input1 impedance	Ohm	Inf	(0, Inf)/Real
<b>RIN2</b>	Input2 impedance	Ohm	Inf	(0, Inf)/Real
<b>RIN3</b>	Input3 impedance	Ohm	Inf	(0, Inf)/Real
<b>RIN4</b>	Input4 impedance	Ohm	Inf	(0, Inf)/Real



<b>ROUT</b>	Output impedance	Ohm	0	[0, Inf)/Real
<b>Ports</b>				
<b>Input1</b>	Received signal in complex envelope format (complex)			
<b>Input2</b>	Optimum sample position (integer)			
<b>Input3</b>	Spreading code (complex)			
<b>Input4</b>	Pilot symbols (complex)			
<b>Output</b>	Multipath delays, in terms of samples (integer)			

## Limits

$$0 \leq D_{\max} \leq (N_p + N_d) \times G \times S - 1 \quad 0 \leq D_0, \dots, D_{15} \leq D_{\max}$$

## Notes

1. The multi-path search model can be used to search multi-path and estimate multi-path delays under the condition that the optimum sample position is known. If *Method* is set to Pilot Assisted {0}, the multi-path delays are estimated using the corresponding spreading code and pilot symbols. For detailed algorithm, please refer to the matched filter model. If *Method* is set to Perfect {1}, the multi-path delays are set to  $D_0 \sim D_{L-1}$ .
2. Note that *L* delay values are outputted successively for each symbol.

## Netlist Form

```
AMPATHSEARCH:NAME n1 n2 n3 n4 n5 nexsys_component=MPATHSEARCH
[METHOD=val] L=val G=val [S=val] [K=val] NP=val ND=val
+ [N0=val] [DMAX=val] [D0=val,..., D15=val] [RIN1=val] [RIN2=val]
[RIN3=val] [RIN4=val] [ROUT=val]
```

## Netlist Example

```
AMPATHSEARCH:1 1 2 3 4 5 nexsys_component=MPATHSEARCH METHOD =
0 L =2 G = 32 S = 4 DMAX = 20 NP = 4 ND = 16 D0 = 1 D1 = 9
```

## References

1. J. G. Proakis, *Digital Communications*, McGraw-Hill, 2001.
2. A. J. Viterbi, *CDMA: Principles of Spread Spectrum Communication*, Wesley Publishing Company, 1995.

3. K. Higuchi, H. Andoh, et al, "Experimental evaluation of combined effect of coherent RAKE combining and SIR-based fast transmit power control for reverse link of DS-CDMA mobile radio," *IEEE Journal on Selected Areas in Communications*, vol. 18, No.8, pp.1526-1535, Aug. 2000.

## Multipath Delay Estimation (MPDE)



Property	Description	Units	Default	Range/Type
<b>METHOD</b>	Pilot Assisted {0} / Perfect {1}	None	0	[0, 1]/Integer
<b>L</b>	Number of paths	None	2	[1, 16]/Integer
<b>G</b>	Spreading factor	None	32	[2, Inf)/Integer
<b>S</b>	Number of samples per chip	None	4	[1, 128]/Integer
<b>K</b>	Number of slots for block-average power delay estimation	None	1	[1, Inf)/Integer
<b>NP</b>	Number of pilot symbols	None	4	[1, Inf)/Integer
<b>ND</b>	Number of data symbols	None	36	[0, Inf)/Integer
<b>N0</b>	Number of the first pilot symbol	None	0	[0, Inf)/Integer
<b>DMAX</b>	Maximum multipath delay (samples)	None	31	[0, Inf)/Integer
<b>D0~D15</b>	Multipath delays (samples)	None	0	[0, Inf)/Integer
<b>RIN1</b>	Input1 impedance	Ohm	Inf	(0, Inf)/Real
<b>RIN2</b>	Input2 impedance	Ohm	Inf	(0, Inf)/Real
<b>RIN3</b>	Input3 impedance	Ohm	Inf	(0, Inf)/Real
<b>RIN4</b>	Input4 impedance	Ohm	Inf	(0, Inf)/Real
<b>ROUT</b>	Output impedance	Ohm	0	[0, Inf)/Real

Ports	
<b>Input1</b>	Received signal in complex envelope format (complex)
<b>Input2</b>	Optimum sample position (integer)
<b>Input3</b>	Spreading code (complex)
<b>Input4</b>	Pilot symbols (complex)
<b>Output</b>	Multipath delays, in terms of samples (integer)

### Limits


$$0 \leq N_0 \leq N_d - 1 \quad 0 \leq D_{\max} \leq (N_p + N_d) \times G \times S - 1 \quad 0 \leq D_0, \dots, D_{15} \leq D_{\max}$$

### Notes

1. The multi-path delay estimation model can be used to search multi-path and estimate multi-path delays. If *Method* is set to Pilot Assisted {0}, the multi-path delays are estimated using the corresponding spreading code and pilot symbols. This component consists of the sample selection and multi-path search, as shown in Fig.1. For detailed algorithm, please refer to the **matched filter** model. If *Method* is set to Perfect {1}, the multi-path delays are set to  $D_0 \sim D_L$ .

2. Note that *L* delay values are outputted successively for each symbol.

Fig. 1 Block diagram of multipath delay estimation



### Netlist Form

```
AMPDE:NAME n1 n2 n3 n4 nexsys_component=MPDE [METHOD=val]  
L=val G=val [S=val] [K=val] NP=val ND=val [N0=val]  
[DMAX=val] [D0=val,..., D15=val] [RIN1=val] [RIN2=val]  
[RIN3=val] [ROUT=val]
```


### Netlist Example

```
AMPDE:1 1 2 3 4 nexsys_component=MPDE METHOD=0 L=2 G=32 S=4 DMAX=20  
NP=4 ND=16 D0=1 D1=9
```

### References

1. J. G. Proakis, *Digital Communications*, McGraw-Hill, 2001.
2. A. J. Viterbi, *CDMA: Principles of Spread Spectrum Communication*, Wesley Publishing Company, 1995.
3. K. Higuchi, H. Andoh, et al, "Experimental evaluation of combined effect of coherent RAKE combining and SIR-based fast transmit power control for reverse link of DS-CDMA mobile radio," *IEEE Journal on Selected Areas in Communications*, vol. 18, No.8, pp.1526-1535, Aug. 2000.

## MPSK Symbol Decision (MPSKSD)



Property	Description	Units	Default	Range/Type
<b>M</b>	Order of the signal space (default: 4, i.e., QPSK)	None	4	[2, 1024]/Integer
<b>PHASE</b>	Additional phase of symbols	Deg	0	[-180, 180)/Real
<b>RIN</b>	Input impedance	Ohm	Inf	(0, Inf]/Real
<b>ROUT</b>	Output impedance	Ohm	0	[0, Inf)/Real
<b>Ports</b>				
<b>Input</b>	Symbol before decision (complex)			
<b>Output</b>	Symbol after decision (complex)			

### Notes

1. The MPSK Symbol Decision model can be used to make the symbol decision for MPSK signals.

### Netlist Form

```
AMPSKSD:NAME n1 n2 nexsys_component=MPSKSD M=val [PHASE=val]
[RIN=val] [ROUT=val]
```


### Netlist Example

```
AMPSKSD:1 1 2 nexsys_component=MPSKSD M =4 PHASE = 0DEG
```

### References

1. J. G. Proakis, *Digital Communications*, McGraw-Hill, 2001.

## Rake Combiner (RAKECOMBINER)



Property	Description	Units	Default	Range/Type
L	Number of paths	None	2	[1, 16]/Integer
RIN1	Input impedance	Ohm	Inf	(0, Inf]/Real
RIN2	Input impedance	Ohm	Inf	(0, Inf]/Real
ROUT	Output impedance	Ohm	0	[0, Inf)/Real
<b>Ports</b>				
<b>Input1</b>	Received signal in complex envelope format (complex)			
<b>Input2</b>	Channel estimates (complex)			
<b>Output</b>	Rake-combined signal (complex)			

### Notes


1. The Rake Combiner model can be used to generate a Rake-combined signal.
2. Rake-combining is performed based on maximum ratio criteria. Maximal ratio criteria is a weighted signal combining method in which the weighting factor for each signal to be combined is the strength of the signal if the phase factor is not considered. Let  $r_l(n, k)$  be the  $n$ th received symbol at the output of the matched filter in the  $k$ th slot for the  $l$ th resolved path, and  $\tilde{h}_l(n, k)$  be corresponding channel estimate. The output of the Rake Combiner for the  $n$ th symbol of the  $k$ th slot is represented by

$$\tilde{r}_a(n, k) = \sum_{l=0}^{L-1} \tilde{r}_l(n, k) \tilde{h}_l^*(n, k)$$

(1)

where  $L$  is the number of resolved paths,  $*$  denotes the complex conjugate. In order to understand this model better, a block diagram of Rake receiver used in time-multiplexed

pilot channel is given, as shown in Fig. 1.



**Fig. 1 Block Diagram of Rake Receiver**

**Netlist Form**

```
ARAKECOMBINER: NAME n1 n2 n3 nexsys_component=RAKECOMBINER
L=val [RIN1=val] [RIN2=val] [ROUT=val]
```

**Netlist Example**

```
ARAKECOMBINER:1 1 2 3 nexsys_component=RAKECOMBINER L =2
```

**References**

1. K. Higuchi, H. Andoh, et. al., "Experimental evaluation of combined effect of coherent RAKE combining and SIR-based fast transmit power control for reverse link of DS-CDMA mobile radio", *IEEE Journal on Selected Areas in Communications*, vol. 18, No.8, pp.1526-1535, Aug. 2000.
2. T. Dohi, Y. Okumura, et. al., "Further results on field experiments of coherent wideband DS-CDMA mobile radio," *IEICE Trans. Commun.*, vol. E81-B, pp. 1239–1247, June 1998.



## Sample Selection (SAMPSELECT)



Property	Description	Units	Default	Range/Type
<b>METHOD</b>	Pilot Assisted {0} Perfect {1}	None	0	[0, 1]/Integer
<b>G</b>	Spreading factor	None	32	[2, Inf)/Integer
<b>S</b>	Number of samples per chip	None	4	[1, 128]/Integer
<b>K</b>	Number of slots for block-average power delay estimation integer	None	1	[1, Inf)/Integer
<b>NP</b>	Number of pilot symbols	None	4	[1, Inf)/Integer
<b>ND</b>	Number of data symbols	None	6	[0, Inf)/Integer
<b>N0</b>	Number of the first pilot symbol	None	0	[0, Inf)/Integer
<b>DMAX</b>	Maximum delay for multi-path (samples)	None	16	[0, Inf)/Integer
<b>S0</b>	Perfect sample position	None	0	[0, 127]/Integer
<b>RIN1</b>	Input1 impedance	Ohm	Inf	(0, Inf)/Real
<b>RIN2</b>	Input2 impedance	Ohm	Inf	(0, Inf)/Real
<b>RIN3</b>	Input3 impedance	Ohm	Inf	(0, Inf)/Real
<b>ROUT</b>	Output impedance	Ohm	0	[0, Inf)/Real
<b>Ports</b>				
<b>Input1</b>	Received signal on complex envelope format (complex)			
<b>Input2</b>	Spreading code (complex)			
<b>Input3</b>	Pilot symbols (complex)			
<b>Output</b>	Optimum sample position (integer)			

## Limits

$$0 \leq N_0 \leq N_d - 1 \quad 0 \leq D_{\max} \leq (N_p + N_d) \times G \times S - 1 \quad 0 \leq S_0 < S$$

## Notes

1. The sample selection model can be used to determine the optimum sample position for each slot in DS/CDMA systems. If *Method* is set to Pilot Assisted {0}, the optimum sample position is estimated using the corresponding spreading code and pilot symbols. For detailed algorithm, please refer to the matched filter model. If *Method* is set to Perfect {1}, the optimum sample position is the value of the parameter  $S_0$ .

## Netlist Form

```
ASAMPSELECT:NAME n1 n2 n3 n4 nexsys_component=SAMPSELECT
[METHOD=val] G=val [S=val] [K=val] NP=val ND=val [N0=val]+
[DMAX=val] [S0=val] [RIN1=val] [RIN2=val] [RIN3=val]
[ROUT=val]
```


## Netlist Example

```
ASAMPSELECT:1 1 2 3 4 nexsys_component=SAMPSELECT METHOD = 0 G =
32 S = 4 DMAX = 20 NP = 4 ND = 16 S0 = 1
```

## References

1. J. G. Proakis, *Digital Communications*, McGraw-Hill, 2001.
2. A. J. Viterbi, *CDMA: Principles of Spread Spectrum Communication*, Wesley Publishing Company, 1995.
3. K. Higuchi, H. Andoh, et al, "Experimental evaluation of combined effect of coherent RAKE combining and SIR-based fast transmit power control for reverse link of DS-CDMA mobile radio", *IEEE Journal on Selected Areas in Communications*, vol. 18, No.8, pp.1526-1535, Aug. 2000.

## SIR Measurement (SIRM)



Property	Description	Units	Default	Range/Type
<b>NP</b>	Number of pilot symbols	None	4	[1, Inf)/Integer
<b>ND</b>	Number of data symbols	None	36	[1, Inf)/Integer
<b>N0</b>	Number of the first pilot symbol	None	0	[0, Inf)/Integer
<b>N1</b>	The first symbol used for signal power measurement	None	0	[0, Inf)/Integer
<b>N2</b>	The last symbol used for signal power measurement	None	39	[0, Inf)/Integer
<b>RIN1</b>	Input impedance	Ohm	Inf	(0, Inf)/Real
<b>RIN2</b>	Input impedance	Ohm	Inf	(0, Inf)/Real
<b>ROUT1</b>	Output impedance	Ohm	0	[0, Inf)/Real
<b>ROUT2</b>	Output impedance	Ohm	0	[0, Inf)/Real
<b>Ports</b>				
<b>Input1</b>	Received signal in complex envelope format (complex)			
<b>Input2</b>	Pilot symbols (complex)			
<b>Output1</b>	Signal power (real)			
<b>Output2</b>	Interference power (real)			

### Limits

$$0 \leq N_0 \leq N_d - 1 \quad 0 \leq N_1 < N_2 \leq N_p + N_d - 1$$

## Notes

1. The SIR Measurement model can be used for signal power and interference power measurement.
2. Signal power measurement: Define signal power as the average of squared value of magnitude of symbols after Rake-Combining. Assuming  $r(n,k)$  is the  $n$ th received symbol at the output of the matched filter in the  $k$ th slot, then average signal power starting from symbol  $N_1$  and ending on symbol  $N_2$ , which can be expressed as

$$S(k) = \frac{1}{N_2 - N_1 + 1} \sum_{n=N_1}^{N_2} |r_i(n, k)|^2 \quad (1)$$

3. Interference power measurement: Interference power, assisted by pilot symbols, is calculated as the average of squared magnitude of differences between the received and estimated pilot symbols. The average signal power of pilot symbols after Rake-Combining is calculated as follows

$$P_{pilot}(k) = \frac{2}{N_p} \left| \sum_{n=0}^{N_p-1} \frac{r(n + N_0, k)}{p(n + N_0, k)} \right|^2 \quad (2)$$

where  $N_p$  is number of pilot symbols per slot,  $N_0$  is the number of the first pilot symbol,  $p(n,k)$  is the  $n$ th local standard pilot symbol in the  $k$ th slot. Interference power is calculated as follows

$$I(k) = \frac{1}{N_p} \sum_{n=0}^{N_p-1} \left| r(n, k) - \sqrt{\frac{P_{pilot}(k)}{2}} p(n, k) \right|^2 \quad (3)$$

4. If the SIR Measurement model is used for Fast Transmission Power Control, large time delay caused by Channel estimation is not allowed. Therefore, separate the Rake combining process for SINR Measurement from that for data demodulation. In order to understand the idea better, a block diagram of SIR Measurement model with Rake

receiver used in time-multiplexed pilot channel is given, as shown in Fig.1




Fig. 1 Block diagram of Rake receiver

### Netlist Form

```
ASIRM:NAME  n1 n2 n3 n4 nexsys_component=SIRM NP=val ND=val
[N0=val] [N1=val] [N2=val]
+ [RIN1=val] [RIN2=val]
[ROUT1=val] [ROUT2=val]
```


### Netlist Example

```
ASIRM:1 1 2 3 4 nexsys_component=SIRM PURPOSE=0 L=2 NP=4 ND=16 N0=0
N1=0 N2=19
```

### References

1. A. J. Viterbi, *CDMA: Principles of Spread Spectrum Communication*, Wesley Publishing Company, 1995.
2. H. Andoh, M. Sawahashi, and F. Adachi, "Channel estimation filter using time-multiplexed pilot channel for coherent Rake combining in DS-CDMA mobile radio", *IEICE Trans. Commun.*, vol. E81-B, no. 7, pp. 1517–1526, July 1998.
3. K. Higuchi, H. Andoh, et al, "Experimental evaluation of combined effect of coherent RAKE combining and SIR-based fast transmit power control for reverse link of DS-CDMA mobile radio", *IEEE Journal on Selected Areas in Communications*, vol. 18, No.8, pp.1526-1535, Aug. 2000.

## Transmission Power Control (TPC)



Property	Description	Units	Default	Range/Type
<b>SIR</b>	Target (dB)	None	0	(-Inf, 200]/Real
<b>FORGETTOR</b>	Forgetting factor	None	0.1	[0.0, 1.0]/Real
<b>INIT_SLOT</b>	Number of initial invalid slots	None	10	[0, Inf)/Integer
<b>RIN1</b>	Input impedance	Ohm	Inf	(0, Inf]/Real
<b>RIN2</b>	Input impedance	Ohm	Inf	(0, Inf]/Real
<b>ROUT</b>	Output impedance	Ohm	0	[0, Inf)/Real
<b>Ports</b>				
<b>Input1</b>	Signal power (real)			
<b>Input2</b>	Interference power (real)			
<b>Output</b>	Transmission power control command: +1/ -1 (Integer)			

### Notes

1. The Transmission Power Control model can be used generate transmission power control commands (+/- 1) with an interval of one slot. +1 indicates increasing transmission power, and -1 indicates reducing transmission power.
2. Let  $I(k)$  be the interference power at the  $k$ th slot. Before being used to calculate SINR, the input interference power is pre-averaged using a first-order filter with forgetting factor as follows

$$\bar{I}(k) = (1 - \mu)\bar{I}(k-1) + \mu I(k) \quad (1), \text{ where } \mu \text{ is the forgetting factor.}$$

3. The measured SIR  $\lambda(k)$  the  $k$ th slot is defined as

$$\lambda(k) = 10 \log(S(k)/\bar{I}(k)) \quad (2)$$

This value  $\lambda(k)$  is compared to a pre-determined Target SIR (dB), if greater, transmission power control command -1 is output, otherwise, +1 is output.

### Netlist Form

```
ATPC:NAME  n1 n2 n3 nexsys_component=TPC SIR=val [FORGETTOR
=val] [INIT_SLOT =val] [RIN1=val] [RIN2=val] [ROUT=val]
```


### Netlist Example

```
ATPC:1 1 2 3 nexsys_component=TPC SIR = 0 FORGETTOR=1.0
INIT_SLOT =1
```

### References

1. A. J. Viterbi, *CDMA: Principles of Spread Spectrum Communication*, Wesley Publishing Company, 1995.
2. H. Andoh, M. Sawahashi, and F. Adachi, "Channel estimation filter using time-multiplexed pilot channel for coherent Rake combining in DS-CDMA mobile radio," *IEICE Trans. Commun.*, vol. E81-B, no. 7, pp. 1517–1526, July 1998.

## Channel Estimation (WMSA)



Property	Description	Units	Default	Range/Type
<b>PURPOSE</b>	Data demodulation {0} Power control {1}	None	0	[0, 1]/Integer
<b>L</b>	Number of paths	None	2	[1, 16]/Integer
<b>K</b>	Number of taps in each side	None	1	[1, 16]/Integer
<b>NP</b>	Number of pilot symbols	None	4	[1, Inf)/Integer
<b>ND</b>	Number of data symbols	None	36	[0, Inf)/Integer
<b>N0</b>	Number of the first pilot symbol	None	0	[0, Inf)/Integer
<b>PHASE</b>	Additional phase of pilot symbols	Deg	0	[180, -180]/Integer
<b>A0~A15</b>	Weighting factor	None	0	[0, Inf)/Integer
<b>RIN1</b>	Input1 impedance	Ohm	Inf	(0, Inf]/Real
<b>RIN2</b>	Input2 impedance	Ohm	Inf	(0, Inf]/Real
<b>ROUT</b>	Output impedance	Ohm	0	[0, Inf)/Real
<b>Ports</b>				
<b>Input1</b>	Received signal in complex envelope format (complex)			
<b>Input2</b>	Pilot symbols (complex)			
<b>Output</b>	Channel estimates (complex)			

### Limits

$$0 \leq N_0 \leq N_d - 1$$

### Notes

1. The weighted multi-slot averaging (WMSA) channel estimation model can be used to estimate channel characteristics for all paths using pilot symbols. The WMSA channel



estimation is shown in Fig. 1.

- Algorithm description: Let  $r_l(n, k)$  be the  $n$ th received symbol at the output of the matched filter in the  $k$ th slot for the  $l$ th resolved path, and  $p(n, k)$  is the  $n$ th local standard pilot symbol in the  $k$ th slot. The instantaneous channel estimation of the  $l$ th resolved path is performed using the pilot symbols belonging to the  $k$ th slot as follows

$$\hat{\eta}_l(k) = \frac{1}{N_p} \sum_{n=0}^{N_p-1} \frac{r_l(n + N_0, k)}{p(n + N_0, k)} \quad (1)$$

where  $N_p$  is the number of pilot symbols per slot,  $N_0$  is the number of the first pilot symbol. In the case of slow fading, since the channel gain remains almost the same over a period of several slots, extend the observation interval to more than one slot to add coherently several consecutive channel estimates. Apply a linear filter with  $2K$  taps. The filter output is expressed as

$$\tilde{\eta}_l(k) = \sum_{i=0}^{K-1} \alpha_{-i} \hat{\eta}_l(k-i) + \sum_{i=0}^{K-1} \alpha_i \hat{\eta}_l(k+i+1) \quad (2)$$

where  $\alpha_i$  is the real-valued weighting factor (or tap coefficient). Since the magnitude of the autocorrelation function of the time-varying complex-valued channel gain is an even function with respect to the time difference, the contribution on the past and future channel gains to the channel estimate should be the same. Therefore, set the filter coefficients,  $\alpha_i$  and  $\alpha_{-i}$ , equal to each other. Term  $\eta_l(k)$  is used as the channel estimate at all symbol positions in the  $k$ th slot, so the channel estimate is represented as

$$\tilde{\eta}_l(n, k) = \tilde{\eta}_l(k) \quad n = 0, 1, \dots, N_p + N_d - 1$$

for (3)




Fig. 1 Block diagram of WMSA channel estimation

3. In order to understand this model better, a block diagram of Rake receiver used in time-multiplexed pilot channel is given, as shown in Fig.2.




Fig. 2 Block diagram of Rake receiver

**Netlist Form**

```
AWMSA:NAME n1 n2 n3 nexsys_component=WMSA L=val [K=val]
[NP=val] [ND=val] [N0=val] [PHASE=val] A0=val
[A1=val...A15=val] [RIN1=val] [RIN2=val] [ROUT=val]
```

**Netlist Example**

```
AWMSA:1 1 2 3 nexsys_component=WMSA
```

**References**

1. [1]K. Higuchi, H. Andoh, et al, "Experimental evaluation of combined effect of coherent RAKE combining and SIR-based fast transmit power control for reverse link of DS-CDMA mobile radio," *IEEE Journal on Selected Areas in Communications*, vol. 18, No.8, pp.1526-1535, Aug. 2000.
2. [2]H. Andoh, M. Sawahashi, and F. Adachi, "Channel estimation filter using time-multiplexed pilot channel for coherent Rake combining in DS-CDMA mobile radio," *IEICE Trans. Commun.*, vol. E81-B, no. 7, pp. 1517–1526, July 1998.

## WCDMA Transmitter

This topic describes the following System components:

"Gold Sequence Generator (GOLD)" below


"M-Sequence Generator (MSEQ)" on page 38-573

"Power Amplifier (POWAMP)" on page 38-577

"Random Sequence Generator (RANDSEQ)" on page 38-578

"Spreader (SPREADER)" on page 38-579

### Gold Sequence Generator (GOLD)



Property	Description	Units	Default	Range/Type/Type
<b>L</b>	Length of shift register	None	5	[2, 63]/Integer
<b>N</b>	Period of the m-sequence	None	31	[1, Inf]/Integer
<b>PL1</b>	The first primitive polynomial (low 32 bits) in decimal	None	37	[1, Inf]/Integer
<b>PH1</b>	The first primitive polynomial (high 32 bits) in decimal	None	0	[0, Inf]/Integer
<b>PL2</b>	The second primitive polynomial (low 32 bits) in decimal	None	37	[1, Inf]/Integer
<b>PH2</b>	The second primitive polynomial (high 32 bits) in decimal	None	0	[0, Inf]/Integer
<b>SL1</b>	Initial state of the first shift register (low 32 bits) in decimal	None	1	[0, Inf]/Integer
<b>SH1</b>	Initial state of the first shift register (high 32 bits) in decimal	None	0	[0, Inf]/Integer

	bits) in decimal			
<b>SL2</b>	Initial state of the second shift register (low 32 bits) in decimal	None	1	[0, Inf)/Integer
<b>SH2</b>	Initial state of the second shift register (high 32 bits) in decimal	None	0	[0, Inf)/Integer
<b>NC</b>	Number of chips	None	Required	[0, Inf)/Integer
<b>RC</b>	Chip rate of the m-sequence	Hz	1000	(0, Inf)/Real
<b>T</b>	True output value	None	-1	(-Inf, Inf)/Real
<b>F</b>	False output value	None	1	(-Inf, Inf)/Real
<b>ROUT</b>	Output impedance	Ohm	0	[0, Inf)/Real
<b>Ports</b>				
<b>Output</b>	Truncated Gold sequence (real)			

### Notes

1. The Gold Sequence Generator model is used to generate Gold sequence.
2. The Gold sequence can be generated by taking modulo-2 sum of two m-sequences with different offset in Galois field. Not all pairs of m-sequences do generate Gold sequence and those which generate Gold sequence are called *preferred pairs*. A typical LFSR structure used to be generate a family of Gold sequences is illustrated in Fig.1. For detailed description of LFSR, please refer to the **m-sequence Generator** model.
3. As in the **m-sequence Generator** model, that the primitive polynomial in binary is

$g_0g_1\dots g_L$  and the initial state of the shift register in binary is  $S_{L-1}S_{L-2}\dots S_0$ .




Fig. 1 Block diagram of Gold Sequence Generator

### Netlist Form

```
AGOLD:NAME n1 nexsys_component=GOLD L=val [N =val] [PL1=val]
[PH1 =val] [PL2=val] [PH2 =val] [SL1=val] [SH1 =val] +
[SL2=val] [SH2 =val] NC=val [RC=val] [T=val] [F =val]
[ROUT=val]
```


### Netlist Example

```
AGOLD:1 1 nexsys_component=GOLD L = 5 N=31 PL1 = 41 PH1 = 0 PL2
= 41 PH2 = 0 SL1 = 31 SH1 = 0 SL2 = 1 SH2 = 0 NC = 124 + RC =
1khz T= 1 F= 0
```

### References

1. J. G. Proakis, *Digital Communications*, McGraw-Hill, 2001.
2. R. L. Peterson, R. E. Ziemer, and D. E. Borth, *Introduction to Spread Spectrum Communications*. Prentice Hall International Editions, 1995.

## M-Sequence Generator (MSEQ)



Property	Description	Units	Default	Range/Type
<b>L</b>	Length of shift register	None	5	[2, 63]/Integer
<b>N</b>	Period of the m-sequence	None	31	[1, Inf]/Integer
<b>PL</b>	Primitive polynomial (low 32 bits) in decimal	None	37	[1, Inf]/Integer
<b>PH</b>	Primitive polynomial (high 32 bits) in decimal	None	0	[0, Inf]/Integer
<b>SL</b>	Initial state of the shift register (low 32 bits) in decimal	None	1	[0, Inf]/Integer
<b>SH</b>	Initial state of the shift register (high 32 bits) in decimal	None	0	[0, Inf]/Integer
<b>NC</b>	Number of chips	None	0	[0, Inf]/Integer
<b>RC</b>	Chip rate of the m-sequence	Hz	1000	(0, Inf)/Real
<b>T</b>	True output value	None	-1	(-Inf, Inf)/Integer
<b>F</b>	False output value	None	1	(-Inf, Inf)/Integer
<b>ROUT</b>	Output impedance	Ohm	0	[0, Inf]/Real
<b>Ports</b>				
<b>Output</b>	Truncated m-sequence (real)			


### Notes

1. The m-sequence Generator model can be used to generate m-sequence.
2. The m-sequence can be generated using Linear Feedback Shift Register (LFSR) with a primitive polynomial<sup>[2]</sup>. For a given primitive polynomial, there are two methods<sup>[2]</sup> of implementing LFSR, i.e, Galois feedback generator and Fibonacci feedback generator.

Since *m-sequence* has the maximum possible period for a L-stage LFSR, it is also called *maximal length sequence*. The maximum period of a L-stage LFSR can be proven to be  $2^L-1$ . The structure of Linear Feedback Shift Register with Fibonacci feedback generator is shown in Fig.1. The primitive polynomials  $g(D)$  is given by

$$g(D) = g_0 + g_1D + g_2D^2 + \dots + g_L D^L \quad (1)$$

- Table I shows a list of primitive polynomials for Linear Feedback Shift Register<sup>[2]</sup>. In the table, all polynomials are specified by an octal number that defines the coefficients of  $g(D)$ . The octal number gives the coefficients of  $g(D)$  beginning with  $g_0$  on the right and proceeding to  $g_L$  in the last nonzero position on the left. For example, a L-tage LFSR uses the entry [367]. Expand the octal entry 367 into binary form to obtain



$$g(D) = 1 + D + D^2 + D^4 + D^5 + D^6 + D^7$$

Therefore,

In Table I, each entry in brackets represents one primitive polynomial as a series of octal numbers, explained in the above example. The entries following by an asterisk correspond to circuit implementation with only two feedback connections, which are very useful for high-speed applications. No reciprocal polynomial is listed in Table I. Since the reciprocal polynomial of a primitive polynomial is also primitive, each entry in this table can be used to generate two distinct *m-sequences*.






Fig. 1 Block diagram of m-sequence Generator (Fibonacci feedback generator)

4. Note that the primitive polynomial in binary is  $g_0g_1...g_L$  and the initial state of the shift register in binary is  $S_{L-1}S_{L-2}...S_0$ .
5. A list of primitive polynomials is tabulated in the following table:

Degree	Octal Representation of primitive polynomial ( $g_0$ on left to $g_L$ on right)
2	[7] <sup>*</sup>
3	[13] <sup>*</sup>
4	[23] <sup>*</sup>
5	[45] <sup>*</sup> , [75], [67]
6	[103] <sup>*</sup> , [147], [155]
7	[211] <sup>*</sup> , [217], [235], [367], [277], [325], [203] <sup>*</sup> , [313], [345]
8	[435], [551], [747], [453], [545], [537], [703], [543]
9	[1021] <sup>*</sup> , [1131], [1461], [1423], [1055], [1167], [1541], [1333], [1605], [1751], [1743], [1617], [1553], [1157]
10	[2011] <sup>*</sup> , [2415], [3771], [2157], [3515], [2773], [2033], [2443], [2461], [3023], [3543], [2745], [2431], [3177]
11	[4055] <sup>*</sup> , [4445], [4215], [4055], [6015], [7413], [4143], [4563], [4053], [5023], [5623], [4577], [6233], [6673]
12	[10123], [15647], [16533], [16047], [11015], [14127], [17673], [13565], [15341], [15053], [15621], [15321], [11417], [13505]
13	[20033], [23261], [24623], [23517], [30741], [21643], [30171], [21277], [27777], [35051], [34723], [34047],

	[32535], [31425]
14	[42103], [43333], [51761], [40503], [77141], [62677], [44103], [45145], [76303], [64457], [57231], [64167], [60153], [55753]
15	[100003]*, [102043], [110013], [102067], [104307], [100317], [177775], [103451], [110075], [102061], [114725], [103251], [100021]*, [100201]*
16	[210013], [234313], [233303], [307107], [307527], [306357], [201735], [272201], [242413], [270155], [302157], [210205], [305667], [236107]
17	[400011]*, [400017], [400431], [525251], [410117], [400731], [411335], [444257], [600013], [403555], [525327], [411077], [400041]*, [400101]*
18	[1000201]*, [1000247], [1002241], [1002441], [1100045], [1000407], [1003011], [1020121], [1101005], [1000077], [1001361], [1001567], [1001727], [1002777]
19	[2000047], [2000641], [2001441], [2000107], [2000077], [2000157], [2000175], [2000257], [2000677], [2000737], [2001557], [2001637], [2005775], [2006677]
20	[4000011]*, [4001051], [4004515], [6006031], [4442235]
21	[10000005]*, [10040205], [10020045], [10040315], [10000635], [10103075], [10050335], [10002135], [17000075]

### Netlist Form

```
AMSEQ:NAME n1 nexsys_component=MSEQ L=val [N =val] [PL=val]
[PH =val] [SL=val] [SH =val] NC=val [RC=val] + [T=val] [F =val]
[ROUT=val]
```

### Netlist Example

```
AMSEQ:1 1 nexsys_component=MSEQ L = 5 N=31 PL = 41 PH = 0 SL =
31 SH = 0 NC = 124 RC = 1khz T= 1 F= 0
```

### References

1. J. G. Proakis, *Digital Communications*, McGraw-Hill, 2001.
2. R. L. Peterson, R. E. Ziemer, and D. E. Borth, *Introduction to Spread Spectrum Communications*. Prentice Hall International Editions, 1995.

## Power Amplifier (POWAMP)



Property	Description	Units	Default	Range/Type
<b>METHOD</b>	Constant gain {0} Input gain {1} TPC command {2}	None	0	[0, 2]/Integer
<b>GAIN</b>	Initial power gain in dB	None	0	(-Inf, 200]/Real
<b>STEP</b>	Step size of power adjustment in dB	None	1	[0, 200]/Real
<b>N</b>	Number of samples in a slot	None	200	[1, Inf)/Integer
<b>INIT_SLOT</b>	Number of initial invalid slots	None	10	[0, Inf)/Integer
<b>RIN</b>	Input impedance	Ohm	Inf	[0, Inf]/Real
<b>ROUT</b>	Output impedance	Ohm	0	[0, Inf)/Real
<b>Ports</b>				
<b>Input1</b>	Input signal in complex envelope format (complex)			
<b>Input2</b>	Gain or transmission power control command (integer)			
<b>Output</b>	Output signal in complex envelope format (complex)			

### Notes

1. The Power Amplifier model can be used to amplify the input signal.
2. If *Method* is set to Constant gain {0}, the input signal at Input1 is amplified by *Gain* (dB).
3. If *Method* is set to Input gain {1}, Input2 must be connected and each sample corresponds *N* samples (i.e., one slot) at Input1. The input signal at Input1 during the first *InitSlot* slots

is amplified by *Gain* (dB) , the input signal of each slot at Input1 is amplified by the value (dB) of the corresponding sample at Input2.

4. If *Method* is set to TPC command {2}, Input2 also must be connected and each sample corresponds *N* samples at Input1, i.e., one slot. The input signal at Input1 during the first *InitSlot* slots is amplified by *Gain* (dB), and the input signal of each slot at Input1 is further amplified by *Step* (dB) if the value of the corresponding sample at Input2 (i.e., TPC command) is 1, by *-Step* (dB) for TPC command is -1, or kept the power of the previous slot if TPC command is 0, as shon in Fig.1.




Fig. 1 Block diagram of Power Amplifier with Method = 2.

### Netlist Form

```
APOWAMP:NAME n1 n2 n3 nexsys_component=POWAMP [METHOD =val]
GAIN =val [STEP =val] [N =val] [INIT_SLOT =val] +[RIN1=val]
[RIN2=val] [ROUT=val]
```


### Netlist Example

```
APOWAMP:1 1 2 3 nexsys_component=POWAMP METHOD=2 GAIN=0 STEP=1 N=20
INIT_SLOT=1
```

### References

1. S. Seo, T. Dohi, and F. Adachi, "SIR-based transmit power control of reverse link for coherent DS-CDMA mobile radio," *IEICE Trans. Commun.*, vol. E81-B, no. 7, pp. 1508–1516, July 1998.

## Random Sequence Generator (RANDSEQ)



Property	Description	Units	Default	Range/Type
<b>NB</b>	Number of random binary bits to be generated	None	100	[1, Inf)/Integer
<b>BR</b>	Bit rate at the output	Hz	1000Hz	(0, Inf)/Real
<b>SEED</b>	Random Seed	None	0	[0, Inf)/Integer
<b>T</b>	True output value	None	-1	(-Inf, Inf)/Real
<b>F</b>	False output value	None	1	(-Inf, Inf)/Real
<b>ROUT</b>	Output impedance	Ohm	0	[0, Inf)/Real
<b>Ports</b>				
<b>Output</b>	Random sequence, taking the value T or F, equal probability (real)			

### Notes

1. The Random Sequence Generator model can be used to generate random sequence, taking the value *T* or *F* or with equal probability.

### Netlist Form

```
ARANDSEQ:NAME n1 nexsys_component=RANDSEQ NB =val BR=val
[SEED=val] [T=val] [F =val] [ROUT=val]
```

### Netlist Example

```
ARANDSEQ:1 1 nexsys_component=RANDSEQ NB=100 BR=1khz SEED=14727 T=1
F=0
```

### Spreader (SPREADER)



Property	Description	Units	Default	Range/Type
<b>G</b>	Spreading Factor	None	16	[1, Inf)/Integer
<b>S</b>	Number of samples per chip	None	4	[1, 128]/Integer

<b>FC</b>	Carrier frequency in Hz	Hz	0	[0, Inf]/Real
<b>Rin1</b>	Input1 impedance	Ohm	Inf	(0, Inf]/Real
<b>Rin2</b>	Input2 impedance	Ohm	Inf	(0, Inf]/Real
<b>Rout</b>	Output impedance	Ohm	0	[0, Inf]/Real
<b>Ports</b>				
<b>Input1</b>	Input signal in complex envelope format (complex )			
<b>Input2</b>	Spreading code (complex)			
<b>Output</b>	Symbols after spreading (complex)			

### Notes

1. The Spreader model can be used to perform spreading (i.e., each sample at Input1 multiplies  $G$  samples at Input2 and thus  $G$  products are obtained) , then repeat the outcome  $S$  times.

### Netlist Form

```
ASPREADER:NAME n1 n2 n3 nexsys_component=SPREADER G =val S=val
+ [FC=val] [RIN1=val] [RIN2=val] [ROUT=val]
```

### Netlist Example

```
ASPREADER:1 1 2 3 nexsys_component=SPREADER G = 31 S = 4
```

### References

1. J. G. Proakis, *Digital Communications*, McGraw-Hill, 2001.
2. R. L. Peterson, R. E. Ziemer, and D. E. Borth, *Introduction to Spread Spectrum Communications*. Prentice Hall International Editions, 1995.

## 39 - Transmission Lines

This topic describes the following transmission lines:

"T-Element Lossless Transmission Line" below

"U-Element Lossy Transmission Line" on the next page

"U-Model Lossy Transmission Line" on page 39-3

"W-Element Transmission Line" on page 39-5


"W-Model Transmission Line, FIELDSOLVER" on page 39-7

"W-Model Transmission Line, RLCG" on page 39-14

"W-Model Transmission Line, TABLE" on page 39-17

"W-Element Options" on page 39-18

### T-Element Lossless Transmission Line



#### T-Element Instance Netlist Syntax

The netlist syntax for a lossless transmission line instance has two possible forms:

```
Txxxx in invref out outvref Z0=imped TD=delay
```

or

```
Txxxx in invref out outvref Z0=imped F=freq NL=normlen
```


In both forms, node *in* is the input signal node and node *refin* is the input reference node. Nodes *out* and *refout* are the corresponding output signal node and output reference node. When **TD** is specified, **F** and **NL** parameters are ignored if present. When **TD** is not specified, you must specify the **F** parameter and set the **NL** parameter.

**Table 3: Lossless Transmission Line Instance Parameters**

Instance Parameter	Description	Unit	Default
<b>F</b>	Frequency (required when TD not specified; ignored when TD is specified)	Hertz	None
<b>NL</b>	Normalized length with respect to wavelength (ignored when TD is specified)	None	0.25 (quarter-wavelength)
<b>TD</b>	Time delay	Second	Calculated as NL/F
<b>Z0</b>	Characteristic impedance	Ohm	50

**T-Element Instance Netlist Example**

```
T1 10 0 12 0 Z0=50 TD=0.7e-8
T2 11 0 13 0 Z0=50 FREQ=5e+9 NL=0.5
```

**U-Element Lossy Transmission Line****U-Element Instance Netlist Syntax**

The netlist syntax for a lossy transmission line instance is:

```
Uxxxx in1 [...inNL] refin out1 [...outNL] refout
[modelname] L=length [LUMPS=num_sections]
```

Nodes *in1* through *inNL* are the input signal voltages. *refin* is the common reference voltage for all inputs. *out1* through *outNL* are the output signal voltages corresponding to the inputs. *refout* is the common reference voltage for all outputs.



The *modelname* is the name of a .MODEL statement for a type **U** lossy transmission line; see [U Model Lossy Transmission Line](#) for details.. The number of signal lines specified by the **NL** parameter on the model must be the same as the number of signal lines on the instance.


**Table 4: U-Element Instance Parameters**

Model Parameter	Description	Unit	Default
<b>L</b>	Line length	Meter	Required
<b>LUMPS</b>	Number of lumped-parameter sections	None	20

### U-Element Instance Netlist Example

```
U21 1 2 3 0 4 5 6 0 umodel1 L=5e-3 LUMPS=20
```

## U-Model Lossy Transmission Line



### U Model Netlist Syntax

The netlist format for a lossy transmission line model is:

```
.MODEL modelname U [parameter=val] ...
```

**Table 5: U-Model Selector/Flag Parameters**

Model Parameter	Description	Unit	Default
<b>DLEV</b>	Dielectric model selector 0 = Microstrip, sea of dielectric	None	1

	1 = Microstrip 2 = Stripline 3 = Dielectric with overlay dielectric		
<b>ELEV</b>	Electrical model selector 1 = geometric 2 = precomputed 3 = electrical	None	1
<b>LLEV</b>	Capacitance CREF from signal reference nodes to system reference node 0 = Omit capacitance 1 = Include capacitance	None	0
<b>PLEV</b>	Physical model selector 1 = planar 2 = coaxial (not supported) 3 = twin-lead (not supported)	None	1

**Table 6: U-Model Basic Parameters**

<b>Model Parameter</b>	<b>Description</b>	<b>Unit</b>	<b>Default</b>
<b>C</b>	Capacitance per unit length (ELEV=2)	Farad/Meter	0.0
<b>CEXT</b>	External capacitance per unit length between reference plane and ground (LLEV=1)	Farad/Meter	Calculated
<b>CMULT</b>	Dielectric constant of material between reference plane and ground (LLEV=1) [Used when CEXT is not specified]	None	1.0
<b>CORKD</b>	Correction multiplier for KD	None	1.0
<b>G</b>	Conductance per unit length (ELEV=2)	Mho/Meter	0.0
<b>HGP</b>	Height of reference plane above simulator ground, for calculating capacitance from reference plane to simulator ground (LLEV=1) [Used when CEXT is not specified]	Meter	1.5 × HT
<b>HT (HT1)</b>	Height of all conductors	Meter	1.0e-3

<b>KD (KD1)</b>	Relative dielectric constant of dielectric	None	3.5
<b>KD2</b>	Relative dielectric constant for overlay dielectric (DLEV=3)	None	3.5
<b>L</b>	Inductance per unit length (ELEV=2)	Henry/Meter	0.0
<b>MAXL</b>	Maximum number of lumps per element	None	20
<b>NL</b>	Number of conductors (1 to 20)	None	Calculated from instance
<b>NLAY</b>	Number of layers for conductor resistance calculation 1 = DC/core resistance 2 = Core and skin resistance at skin effect frequency	None	1
<b>R</b>	Resistance per unit length (ELEV=2)	Ohm/Meter	0.0
<b>RHO</b>	Conductor resistivity	Ohm-Meter	17.0e-9
<b>RHOB</b>	Reference plane resistivity	Ohm-Meter	RHO
<b>SIG (SIG1)</b>	Dielectric conductivity	Mho/Meter	0.0
<b>SP (SP12)</b>	Spacing between conductors (NL > 1)	Meter	1.0e-3
<b>TH (TH1)</b>	Thickness of all conductors	Meter	17.0e-6
<b>THB</b>	Thickness of reference plane	Meter	TH
<b>THK1</b>	Dielectric thickness for DLEV=3	Meter	HT
<b>THK2</b>	Overlay dielectric thickness for DLEV=3	Meter	0.0
<b>TS</b>	Distance between reference planes for stripline (DLEV=2)	Meter	(2 × HT) + TH
<b>WD (WD1)</b>	Width of each conductor	Meter	1.0e-3
<b>WLUMP</b>	Number of lumps per wavelength	None	20
<b>XW</b>	Difference between drawn width and physical width	Meter	0.0

### U Model Netlist Example

```
.MODEL tranul U DLEV=1
```

## W-Element Transmission Line

### W-Element Instance Netlist Syntax

The netlist syntax for a W-element transmission line instance is:

```
Wxxxx in1 [... inN] refin out1 [... outN] refout  
N=num_signals L=length RLGCMODEL=modelname
```

or

```
Wxxxx in1 [...inN] refin out1 [...outN] refout  
N=num_signals L=length RLGCFILE=' filename'
```

or

```
Wxxxx in1 [...inN] refin out1 [...outN] refout  
N=num_signals L=length TABLEMODEL=modelname
```

or

```
Wxxxx in1 [...inN] refin out1 [...outN] refout  
N=num_signals L=length FSMODEL=modelname
```

or

```
Wxxxx in1 [...inN] refin out1 [...outN] refout  
N=num_signals L=length SMODEL=modelname
```

Nodes *in1* through *inN* are the input signal voltages. *refin* is the common reference voltage for all inputs. *out1* through *outN* are the output signal voltages corresponding to the inputs. *refout* is the common reference voltage for all outputs. Parameter **N** specifies the number of signal lines, not counting the reference. Parameter **L** is the length of the transmission line in meters.

**RLGCMODEL** is the name of a W model of type **RLGC** described in a .MODEL statement.

**RLGCFILE** is the path to a file in RLGC file syntax. The file path must be enclosed in quote marks.

**TABLEMODEL** is the name of a W model of type **TABLE** described in a .MODEL statement.

**FSMODEL** is the name of a W model of type **FIELDSOLVER** described in a .MODEL statement.

**SMODEL** is the name of an ["S Frequency Dependent Data Model"](#) on page 33-13 described in a .MODEL statement. With **SMODEL**, the W-element is described by S-parameter data from a Touchstone file. The **XLINLENGTH** parameter on the S-Model specifies a unit length. Nexxim computes the equivalent RLGC or TABLE model for that unit length on the S-parameter data. The parameter **L** on the W-Element specifies the actual length of transmission line to simulate using the calculated model.

One of the types of model—**RLGCMODEL**, **RLGCFILE**, **TABLEMODEL**, **FSMODEL**, or **SMODEL** – must be specified.

Table 7: W Element Instance Parameters

Model Parameter	Description	Unit	Default
L	Line length	Unit of model	Required
N	Number of signal conductors, not counting the common signal references	None	Required

### W-Element Instance Netlist Examples

```

W1 1 2 0
+ 4 5 0
+ N=2 L=1 RLGCMODEL=test2d_w

W1
+ 1 2 3
+ 4 5 6
+ N=2 L=1 TABLEMODEL=test2d_tabw

```

## W-Model Transmission Line, FIELDSOLVER

### W Fieldsolver Model Netlist Syntax

The netlist format for a W-model transmission line with **FIELDSOLVER** model type is:

```

.MODEL modelname W MODELTYPE=FIELDSOLVER
RLGCFILE=filename
ACCURACY=low|medium|high
FDIE=freq
LAYERSTACK=stackname
CONDUCTOR=(

SHAPE=shapename

[MATERIAL=materialname]

[ORIGIN=(x,y)]

[TYPE=SIGNAL|REFERENCE]

```

)

[**CONDUCTOR**= (

**SHAPE**=*shapename*

[**MATERIAL**=*materialname*]

[**ORIGIN**= (*x*, *y*) ]

[**TYPE**=**SIGNAL** | **REFERENCE**]

) ] ...

**Table 8: W FIELDSOLVER Model Parameters**

Model Parameter	Description	Unit	Default
<b>LAYERSTACK</b>	Name of layer stack defined in <b>.LAYERSTACK</b> statement	None	Required
<b>CONDUCTOR</b>	Subfields specify the parameters of a conductor. The <b>.MODEL</b> statement can include one or more <b>CONDUCTOR</b> definitions. <b>CONDUCTOR</b> entries must be the last entries in the <b>.MODEL</b> statement	None	One <b>CONDUCTOR</b> definition is required
<b>SHAPE</b>	Name of shape defined in <b>.SHAPE</b> statement	None	Required
<b>MATERIAL</b>	Name of material defined in <b>.MATERIAL</b> statement	None	See description of <b>.MATERIAL</b> statement for default
<b>ORIGIN</b>	In Cartesian coordinates, the (X,Y) location of the origin of the conductor  The X coordinate can be positive, negative, or zero. The Y coordinate must be positive or zero.	Meter	0.0, 0.0
<b>TYPE</b>	Conductor type  <b>SIGNAL</b> = signal node  <b>REFERENCE</b> = use as reference node in W element	None	<b>SIGNAL</b>
<b>RLGCFILE</b>	Name of the file of RLGC values saved for a particular setup. If the file exists, new values are appended.	None	None

<b>ACCURACY</b>	Discretization level for the geometry: low, medium, or high	None	<b>medium</b>
<b>FDIE</b>	Frequency at which dielectric data are measured or specified	Hz	1e9

### Example FIELDSOLVER Model Statement

```
.MODEL fs_test W MODELTYPE=FIELDSOLVER
+ LAYERSTACK=stack_2
+ RLGCFILE=example4.rlgc
+ ACCURACY=low
+ CONDUCTOR=(SHAPE=rect1, ORIGIN=(-0.6mm, 0.8mm),
MATERIAL=copper)
+ CONDUCTOR=(SHAPE=poly_1, ORIGIN=(-0.5mm, 0.2mm),
MATERIAL=copper)
+ CONDUCTOR=(SHAPE=strip_1, ORIGIN=(0.1mm, 0.2mm),
MATERIAL=copper)
+ CONDUCTOR=(SHAPE=circ_1, ORIGIN=(0.2mm, 0.7mm),
MATERIAL=copper)
```

### FIELDSOLVER Model Notes

1. FIELDSOLVER models in externally-generated netlists may contain FSOPTIONS, RLGCFILE, COORD, or OUTPUTFORMAT parameters. These parameters are ignored by this version of Nexxim.
2. The Nexxim fieldsolver uses Cartesian coordinates only. Polar coordinates are not supported.
3. The Nexxim fieldsolver supports conductors of type SIGNAL and REFERENCE. The presence of any conductors of type FLOATING in an externally-generated netlist causes a simulation to fail.

### .MATERIAL Statement

The **.MATERIAL** statement defines the parameters for a single material type. The syntax is:

```
.MATERIALmaterialname METAL|DIELECTRIC
```

```
[ER=val]
```

```
[CONDUCTIVITY=val]
```

```
[LOSSTANGENT=val]
```

The material must be defined to be either **METAL** or **DIELECTRIC**.

**Table 9: MATERIAL Statement Entries**

Entry	Description	Unit	Default
<b>ER</b>	Dielectric constant (relative permittivity)	None	METAL: 1 DIELECTRIC: 1
<b>CONDUCTIVITY</b>	Static field conductivity	Siemens/Meter	METAL: -1 DIELECTRIC: 0
<b>LOSSTANGENT</b>	AC field loss tangent of dielectric	None	DIELECTRIC: 0

**Example .MATERIAL Statements**

```
.MATERIAL copper METAL CONDUCTIVITY=57.6meg
.MATERIAL diel_1 DIELECTRIC ER=9.64 LOSSTANGENT=0.00064
.MATERIAL diel_2 DIELECTRIC ER=4.95 LOSSTANGENT=0.00086
.MATERIAL diel_3 DIELECTRIC ER=7.80 LOSSTANGENT=0.00024
```

**MATERIAL Statement Notes**

1. **PEC** is a system-defined METAL material with the default values for METAL materials.
2. **AIR** is a system-defined DIELECTRIC material with the default values for DIELECTRIC materials.
3. The parameter values for these system-defined material names cannot be changed.

**.LAYERSTACK Statement**

The **.LAYERSTACK** statement specifies the sequence of dielectric and metal layers in the object to be analyzed. The syntax is:

```
.LAYERSTACK stackname
```

```
[LAYER= (materialname, thickness)
```

```
[, LAYER= (materialname, thickness) ] ...]
```

**Table 10: LAYERSTACK Statement Entries**

Entry	Description	Unit	Default
<b>LAYER</b>	<i>materialname</i> = material name defined in <b>.MATERIAL</b> statement.  <i>thickness</i> = thickness of layer.	Thickness: Meter	If no LAYER entry is present, stackup represents a free space without a ground plane.  If a LAYER entry is present, the



	<p>Layers are specified starting with the lowest layer.</p> <p>The bottom of the layer stack is at Y=0.0.</p> <p>METAL materials can be the bottom layer, the top layer, or both. Inner layers must be DIELECTRIC.</p>		<p><i>materialname</i> and <i>thickness</i> are both required.</p>
--	--	--	--

**Note:**

Nexxim automatically supplies a layer of AIR above the topmost layer specified in the .LAYERSTACK statement. BACKGROUND entries in externally-generated netlists are ignored by Nexxim.

**Example .LAYERSTACK Statement**

```
.LAYERSTACK stack_1
+ LAYER=(copper, 0.0) // Lowest layer
+ LAYER=(diel_1, 0.2mm)
+ LAYER=(diel_2, 0.5mm)
+ LAYER=(diel_3, 0.3mm)
+ LAYER=(copper, 0.0) // Topmost layer
```

**.SHAPE Statement**

The **.SHAPE** statement specifies the cross-sectional shape of a conductor. Rectangle, circle, polygon, and strip shapes are supported in Nexxim.

**Note:**

Externally-generated netlists may include the NH and NW parameters. These parameters are ignored by the Nexxim fieldsolver. The equivalent controls are generated and adjusted internally and do not require user input.

```
.SHAPE shapename RECTANGLE WIDTH=val HEIGHT=val
```

The origin for a rectangular conductor is at the lower left corner.

**Table 11: Rectangular SHAPE Statement Entries**

Entry	Description	Unit	Default
-------	-------------	------	---------

<b>WIDTH</b>	Width of conductor cross-section	Meter	Required
<b>HEIGHT</b>	Height of conductor cross-section	Meter	Required

`.SHAPE shapename CIRCLE RADIUS=val`

The origin for a circular conductor is the center of the circle.

**Table 12: Circular SHAPE Statement Entries**

Entry	Description	Unit	Default
<b>RADIUS</b>	Radius of conductor cross-section	Meter	Required

`.SHAPE shapename POLYGON VERTEX=[x1, y1, x2, y2, ...]`

The origin for a polygonal conductor can be any vertex; x1, y1 is recommended.

**Table 13: Polygon SHAPE Statement Entries**

Entry	Description	Unit	Default
<b>VERTEX</b>	x and y coordinates of all vertices of the polygon. The vertices may be specified in clockwise or in counterclockwise sequence	Meter	Required

`.SHAPE shapename STRIP WIDTH=val`

The origin for a 2D strip conductor is the left edge.

**Table 14: Strip SHAPE Statement Entries**

Entry	Description	Unit	Default
<b>Width</b>	Width of conductor	Meter	Required

### Example SHAPE Statements

```
.SHAPE rect_1 RECTANGLE HEIGHT=0.01mm WIDTH=0.4mm
.SHAPE circ_1 CIRCLE RADIUS=0.1mm
.SHAPE poly_1 POLYGON VERTEX=[-0.5,0.2,-0.3,0.4,-0.1,0.2]
.SHAPE strip_1 STRIP WIDTH=0.4mm
```

### Netlist Example of W FIELDSOLVER Transmission Line

of a W FIELDSOLVER transmission line that includes all the statement types described in this topic.

```
* W FIELDSOLVER TRANSMISSION LINE EXAMPLE

W1 Port1 Port2 0 Port3 Port4 0 N=2 L=10e-3 FSMODEL=fs_test


.MATERIAL copper METAL CONDUCTIVITY=57.6meg
.MATERIAL diel_1 DIELECTRIC ER=9.64 LOSSTANGENT=0.00064
.MATERIAL diel_2 DIELECTRIC ER=4.95 LOSSTANGENT=0.00086
.MATERIAL diel_3 DIELECTRIC ER=7.80 LOSSTANGENT=0.00024

.SHAPE rect_1 RECTANGLE HEIGHT=0.1mm WIDTH=0.4mm
.SHAPE circ_1 CIRCLE RADIUS=0.1mm
.SHAPE poly_1 POLYGON VERTEX=[-0.5,0.2,-0.3,0.4,-0.1,0.2]
.SHAPE strip_1 STRIP WIDTH=0.4mm

.LAYERSTACK stack_1
+ LAYER=(copper, 0.0) // Lowest layer
+ LAYER=(diel_1, 0.2mm)
+ LAYER=(diel_2, 0.5mm)
+ LAYER=(diel_3, 0.3mm)
+ LAYER=(copper, 0.0) // Topmost layer

.MODEL fs_test W MODELTYPE=FIELDSOLVER
+ LAYERSTACK=stack_1
+ RLGCFILE=example4.rlgc
+ ACCURACY=low
+ CONDUCTOR=(SHAPE=rect_1, ORIGIN=(-0.6mm, 0.8mm),
MATERIAL=copper)
+ CONDUCTOR=(SHAPE=poly_1, ORIGIN=(-0.5mm, 0.2mm),
MATERIAL=copper)
+ CONDUCTOR=(SHAPE=strip_1, ORIGIN=(0.1mm, 0.2mm),
MATERIAL=copper)
+ CONDUCTOR=(SHAPE=circ_1, ORIGIN=(0.2mm, 0.7mm),
MATERIAL=copper)
```

The transmission line described by this netlist can be illustrated as:



## W-Model Transmission Line, RLCG

### W-RLGC Model Netlist Syntax

The netlist format for a W-model transmission line with RLCG model type is:

```
.MODEL modelname W MODELTYPE=RLGC N=val
FDIE=frequency
Lo=matrix_entries
Co=matrix_entries
[Ro=matrix_entries]
[Go=matrix_entries]
```

```
[Rs=matrix_entries]
[Gd=matrix_entries]
```

All of the input matrices are symmetrical, so the *matrix\_entries* specify only the lower triangular matrix elements. The diagonal elements are the resistance, inductance, conductance, and capacitance (RLGC) values for each of the signal lines. For the **Lo** and **Co** matrices, diagonal elements are positive (non-zero). For the **Ro**, **Rs**, **Go**, and **Gd** matrices, diagonal elements can be positive or zero. The off-diagonal elements are mutual effect values. For the **Lo** and **Ro** matrices, off-diagonal elements can be positive or zero. For the **Co**, **Go**, and **Gd** matrices, off-diagonal elements can be negative or zero.

RLGC models with large matrix sizes are typically written in separate files and included into the netlist with an `.INCLUDE` or `.LIB` statement.

The unit of length can be any unit as long as the L in the instance is in the same unit.

**Table 15: RLGC W-Model Parameters**

Model Parameter	Description	Unit	Default
<b>N</b>	Number of signal lines	None	Required
<b>Lo</b>	Matrix of high-frequency limits of inductance per unit length. The Lo matrix is required for simulation to proceed.	Henry	Required
<b>Co</b>	Matrix of capacitance per unit length at FDIE. The Co matrix is required for simulation to proceed.	Farad	Required
<b>Ro</b>	Matrix of DC resistance per unit length	Ohm	0 in every matrix element
<b>Go</b>	Matrix of DC conductance per unit length	Siemens	0 in every matrix element
<b>Rs</b>	Matrix of frequency-dependent skin effect resistance per unit length	Ohm/Hertz <sup>1/2</sup>	0 in every matrix element
<b>Gd</b>	Matrix of frequency-dependent dielectric loss conductance per unit length	Siemens/Hertz <sup>1/2</sup>	0 in every matrix element
<b>FDIE</b>	Frequency at which capacitance (dielectric) data is measured or specified	Hz	1e9

**Note:**

If  $R_o$ ,  $G_o$ ,  $R_s$ , and  $G_d$  are not specified, they default to zero values, and the  $W$ -element reduces to a lossless line.

**W-RLGC Model Netlist Example**

```
.model test2d_w W modeltype=RLGC N=2
+ FDIE=1e9
+ Lo=
+   3.964542432094597e-007
+   1.027885379257179e-007
+   3.949500843672859e-007
+ Co=
+   1.346852474191454e-010
+  -3.521195569886902e-011
+   1.353506631279533e-010
+ Ro=
+   0.001027851458885933
+   0.0001657824933686929
+   0.00102785145888604
+ Rs=
+   1.357902308438043e-013
+   1.867284066122683e-014
+   1.369158440674621e-013
+ Gd=
+   1.683520634126077e-011
+  -4.218325637497574e-012
+   1.690051828177642e-011
```

## W-Model Transmission Line, TABLE

### W Table Model Netlist Syntax

The netlist format for a W-model transmission line of model type **TABLE** is:

```
.MODEL modelname W MODELTYPE=TABLE N=val
LMODEL=modelname
CMODEL=modelname
[ RMODEL=modelname ]
[ GMODEL=modelname ]
```

TABLE models with large matrix sizes are typically written in separate files and included into the netlist with an .INCLUDE or .LIB statement.

**Table 16: TABLE W-Model Parameters**

Model Parameter	Description	Unit	Default
<b>N</b>	Number of signal lines	None	Required
<b>LMODEL</b>	SP model for frequency-dependent inductance matrix defined in a separate .MODEL statement	None	None
<b>CMODEL</b>	SP model for frequency-dependent capacitance matrix defined in a separate .MODEL statement	None	None
<b>RMODEL</b>	SP model for frequency-dependent resistance matrix defined in a separate .MODEL statement	None	None
<b>GMODEL</b>	SP model for frequency-dependent conductance matrix defined in a separate .MODEL statement	None	None

See the help on the [SP Frequency-Dependent Data Model](#) for details.

### W Table Model Netlist Example

```
.MODEL test2d_tabw W MODELTYPE=table N=2
+ RMODEL=rtest2d_tabw
+ LMODEL=ltest2d_tabw
+ GMODEL=gtest2d_tabw
+ CMODEL=ctest2d_tabw
```

## W-Element Options

These options apply to W-element transmission lines.

**Table 17: Nexxim W-Element Options**

Option	Default Value	Description
<b>w_element.auto_enforce_passivity</b>	1	<p><b>This option is supported only for legacy designs.</b> Use the Global Analysis option <b>auto_enforce_passivity=1</b> to enable automatic passivity enforcement for both S-elements and W-elements. When the Global option is unavailable (set to 0), the <b>auto_enforce_passivity</b> option set in a W-element or S-element is ignored.</p> <p>1=If transient fails with a passivity violation, and passivity enforcement is not enabled, automatically restart transient with passivity enforcement enabled (<b>w_element.enforce_passivity=7</b>).</p> <p>0=No restart after transient fails</p> <p><b>auto_enforce_passivity</b> is valid only in a transient simulation and is ignored in a frequency-domain analysis (HB or LNA).</p>
<b>w_element.dc_only</b>	0	<p>0=unavailable, 1=enabled. When <b>dc_only</b> is enabled, Nexxim computes the steady-state behavior of the lines without any transient behavior such as reflections. When this option is enabled, passivity enforcement requests are ignored. When <b>w_element.dc_only</b> is enabled and the <b>time_domain_w_model</b> option is also set, requests for time domain modeling are also ignored.</p>
<b>w_element.enforce_causality</b>	2	<p>0=No causality enforcement</p> <p>1=Ensure the input data is causal (satisfies the Kramer-Kronig or Hilbert-transform relations).</p> <p>2=Try fitting with no enforcement. If the fit fails to achieve sufficient accuracy, refit with causality enforcement enabled. Valid only for TABLE models.</p>
<b>w_element.enforce_passivity</b>	0	<p>0=No passivity enforcement</p> <p>1=Enforce the passivity of the state-space model during transient analysis of S-parameter element</p> <p>2= Use a point-by-point method for enforcing passivity. Use this</p>



Option	Default Value	Description
		<p>option in cases with large numbers of ports (more than about 30).</p> <p>6=Use a passivity by perturbation algorithm</p> <p>7=Use Iterated Fitting of Passivity Violations (IFPV) algorithm</p> <p>8=Use Iterated Fitting of Passivity Violations Low Frequency (IFPVLF) algorithm</p> <p>Setting <b>enforce_passivity=2</b> automatically sets <b>mor=3</b>, since this passivity enforcement algorithm requires this model-order reduction strategy.</p> <p>Setting <b>enforce_passivity=8</b> builds upon the existing IFPV while ensuring a better fit to “Z” at DC and low frequencies.</p>
<b>w_element.ensure_accurate_long_time_response</b>	1	<p>1=Use enhanced W-element methodology to ensure that the long-time response of the transmission line is the same as a resistor with the equivalent impedance.</p> <p>0=Use legacy methodology.</p>
<b>w_element.fdie</b>	1e9	Frequency at which the capacitance matrix is specified, for Hilbert causality correction
<b>w_element.g_to_gnd</b>	1e-12	Conductance between all terminal nodes of all W-elements and ground
<b>w_element.hspice_skin</b>	0	1=Turn on HSPICE skin effect model
<b>w_element.ignore_losses</b>	0	1=Generate lossless model (ignoring R and G)
<b>w_element.min_freq_count</b>	0	Minimum number of frequencies required in TABLE model. If fewer frequencies are present, the table is interpolated up to the specified minimum.
<b>w_element.mor</b>	0	<p>0=No model order reduction (MOR)</p> <p>1=MOR of entire matrix at once</p> <p>2=MOR of rows of matrix individually, then final MOR for the combination</p> <p>3=MOR of rows of matrix individually, no final MOR</p>

Option	Default Value	Description
		4=MOR of columns of matrix individually, then final MOR for the combination 5=MOR of columns of matrix individually, no final MOR
<b>w_element.reltol</b>	1e-3	Tolerance for state-space fit.


## 40 - Varactors

This topic describes the following varactors:


"CMC MOS Varactor Instance" below

"CMC MOS Varactor Model" on the next page

### CMC MOS Varactor Instance



`DeviceModel=modelname`



`DeviceModel=modelname`

#### Varactor Instance Netlist Syntax

The syntax for a CMC MOS varactor instance is:

```
Cxxxx g [bi] b modelname L= val W= val [M= val] [M_SEG= val]
[NGCON=val] [DTA=val]
```

For the two-pin instance, *g* and *b* are the nodes of the varactor. The three-pin instance adds node *bi*. The *modelname* is the name of a .MODEL statement for the varactor model associated with the instance. In the syntax above, the *modelname* must be supplied.

**Table 1: Varactor Instance Parameters**

Instance Parameter	Description	Unit	Default
--------------------	-------------	------	---------

<b>L</b>	Capacitor length	Meter	1e-6
<b>W</b>	Capacitor width	Meter	1e-6
<b>M</b>	Multiplier to simulate parallel varactors	None	1
<b>M_SEG</b>	Number of gate segments	None	1
<b>NGCON</b>	Number of gate contacts	None	1
<b>DTA</b>	Local temperature offset with respect to ambient circuit temperature	°C	0.0

### Varactor Instance Netlist Example

```
C1 3 4 mosvar1 L=0.5e-6 W=0.5e-6 DTA=5.0
```

## CMC MOS Varactor Model

The .MODEL statement for the CMC MOS Varactor specifies values for one or more model parameters.

```
.MODEL modelname C LEVEL=7 [modelparameter=val] ...
```

**Table 2: CMC MOS Varactor Model Parameters**

Model Parameter	Description	Unit	Default
<b>Version</b>	Model version	None	1
<b>TMIN</b>	Minimum ambient temperature	°C	-100.0
<b>TMAX</b>	Maximum ambient temperature	°C	500.0
<b>LEVEL</b>	Model level (Level=7 is required for the CMC MOS Varactor model)	None	7
<b>CFRL</b>	Fringing capacitance in length direction	Farad/Meter	0
<b>CFRW</b>	Fringing capacitance in width direction	Farad/Meter	0
<b>DLQ</b>	Length delta for capacitor size	Meter	0
<b>DNSUBO</b>	Doping profile slope parameter	None	0
<b>DWQ</b>	Width delta for capacitor size	Meter	0
<b>DWR</b>	Width delta for substrate resistance calculation	Meter	0
<b>FETA</b>	Effective field parameter	None	1.0

<b>LMAX</b>	Maximum allowed drawn length	Meter	9.9e9
<b>LMIN</b>	Minimum allowed drawn length	Meter	1e-8
<b>MNSUBO</b>	Maximum change in absolute doping, limited to 1 order of magnitude up	None	1
<b>NSLPO</b>	Doping profile smoothing parameter	None	0.1
<b>NSUBO</b>	Substrate doping level	1/Meter <sup>3</sup>	3e23
<b>REND</b>	End resistance (extrinsic well resistance plus vertical contact resistance to well) per width	Ohm*Meter	1e-4
<b>RPV</b>	Vertical resistance down through gate	Ohm*Meter <sup>2</sup>	0
<b>RSHG</b>	Gate sheet resistance	Ohm/sq	1
<b>RSHS</b>	Substrate sheet resistance	Ohm/sq	1000
<b>STREND</b>	Temperature dependence of REND	None	0
<b>STRPV</b>	Temperature dependence of RPV	None	0
<b>STRSHG</b>	Temperature dependence of RSHG	None	0
<b>STRSHS</b>	Temperature dependence of RSHS	None	0
<b>STUAC</b>	Temperature dependence of UAC	None	0
<b>STVFB</b>	Temperature dependence of VFB	V/°K	0
<b>TOXO</b>	Oxide thickness	Meter	2e-9
<b>TR</b>	Nominal (reference) temperature	°C	21
<b>UAC</b>	Accumulation layer zero-bias mobility	Meter <sup>2</sup> /Volt/Sec	5e-2
<b>UACRED</b>	Accumulation layer mobility degradation factor	1/Volt	0
<b>VFBO</b>	Flat-band voltage	Volt	-1
<b>VNSUBO</b>	Doping profile corner voltage parameter	None	0
<b>WMAX</b>	Maximum allowed drawn width	Meter	9.9e9
<b>WMIN</b>	Minimum allowed drawn width	Meter	1e-8
<b>SWRES</b>	Switch to control series resistance (0=exclude, 1=include)	None	1
<b>NPO</b>	Polysilicon doping level	1/Meter <sup>3</sup>	1e27
<b>QMC</b>	Quantum mechanical correction factor	None	1
<b>SWIGATE</b>	Flag for gate current (0=deactivate, 1=activate)	None	0
<b>TAU</b>	Time constant for inversion charge recombination/generation	Second	0.1

<b>TYPE</b>	Substrate doping type (-1=n-type, +1=p-type)	None	-1
<b>TYPEP</b>	Polysilicon doping type (-1=n-type, +1=p-type)	None	-1
<b>CHIBO</b>	Tunneling barrier height for electrons	Volt	3.1
<b>CHIBPO</b>	Tunneling barrier height for holes	Volt	4.5
<b>GC2HVO</b>	HVB gate current slope factor	None	0.375
<b>GC2O</b>	ECB gate current slope factor	None	0.375
<b>GC3HVO</b>	HVB gate current curvature factor	None	0.063
<b>GC3O</b>	ECB gate current curvature factor	None	0.063
<b>GCOHVO</b>	HVB gate tunneling energy adjustment	None	0
<b>GCOO</b>	ECB gate tunneling energy adjustment	None	0
<b>IGCHVLW</b>	HVB gate channel prefactor for $1\mu\text{m}^2$ channel area.	Ampere	0
<b>IGINVLW</b>	ECB gate channel prefactor for $1\mu\text{m}^2$ channel area.	Ampere	0
<b>IGMAX</b>	Maximum gate current	Ampere	1e-5
<b>IGOVHVV</b>	HVB gate overlap current prefactor for $1\mu\text{m}$ wide gate overlap region	Ampere	0
<b>IGOVV</b>	ECB gate overlap current prefactor for $1\mu\text{m}$ wide gate overlap region	Ampere	0
<b>LOV</b>	Overlap length	Meter	0
<b>NOVO</b>	Effective doping level of overlap regions	1/Meter <sup>3</sup>	5e25
<b>VMAX</b>	Maximum voltage across <i>g</i> and <i>b</i>	Volt	1000
<b>STIG</b>	Common temperature coefficient for gate currents	None	2


### Capacitor Model Netlist Example

```
.MODEL mosvar1 C VERSION=1.1 TMIN=-100 TMAX=500 LEVEL=7
+ CFRL=0 CFRW=0 DLQ=0 DNSUBO=0 DWQ=0 DWR=0 FETA=1
+ LMAX=9.9e009 LMIN=1e-008 MNSUBO=0 NSLPO=0.1 NSUBO=3e+023
+ REND=0.0001 RPV=0 RSHG=1 RSHS=1000
+ STREND=0 STRPV=0 STRSHG=0 STRSHS=0 STUAC=0 STVFB=0
+ TOXO=2e-009 TR=21
+ UAC=0.05 UACRED=0 VFBO=-1 VNSUBO=0 WMAX=9.9e009 WMIN=1e-008
+ SWRES=0 NPO=1e+027 QMC=1 SWIGATE=0 TAU=0.1 TYPE=-1 TYPEP=-1
```

+ CHIBO=3.1 CHIBPO=4.5 GC2HVO=0.375 GC2O=0.375  
 + GC3HVO=0.063 GC3O=0.063 GCOHVO=0 GCOO=0  
 + IGCHVLW=0 IGINVLW=0 IGMAX=1e-005 IGOVHVW=0  
 + IGOVW=0 LOV=0 NOVO=5e+025 VMAX=1000 STIG=2

**Note**

1. The following figure gives the equivalent circuit.







# Index

## A

- Absolute Value (FABS) 38-344
- ACCB95 38-9
- ACOS 38-355
- ACPRP 38-454
- Add Two Complex Signals  
(CADD) 38-316
- Add Two Real Input Signals  
(RADD) 38-345
- Additive White Gaussian Noise
  - Complex (CAWGN) 38-31
  - Real (AWGN) 38-27
- Additive White Gaussian Noise with  
Average Input Power
  - Complex (CAWGNIP) 38-33
  - Real (AWGNIP) 38-29
- Adjacent Channel Power Ratio  
Probe 38-454
- Admittance Inverter 12-1
- Air Bridge
  - Coplanar Waveguide 6-2
  - Cross Over
    - Coplanar Waveguide 6-4
    - Grounded Coplanar  
Waveguide 11-4
    - Grounded Coplanar  
Waveguide 11-2
    - Microstrip 21-4
    - Nexxim 12-3
- AMI Probe 30-1
- AMI Receiver (AMIRX) 38-4
- AMI Transceivers 38-3
- AMI Transmitter (AMITX) 38-6
- AMP 38-444
- Amplifier 38-444
  - Loadpull Data 19-1
  - Logarithmic 38-435
  - Nonlinear 26-1
- Analysis Adaptor (AADAPTOR) 38-366
- AND Gate (AND) 38-168
- Angle (FANGLE) 38-321
- Antenna
  - Dipole, 15-1
  - Monopole 15-3
  - Parabolic (NXANTEP) 15-4
- Arc Cosine 38-355

- Arc Sine (FASIN) 38-356
- Arc Tangent (FATAN) 38-357
- Attenuator 15-5
- Automotive-grade silicon carbide  
1200 V, 16 mΩ typ., 125 A  
Power MOSFET bare die in  
D8 packing 29-5
- Automotive-grade silicon carbide  
750 V, 10.5 mΩ typ., 167 A  
Power MOSFET bare die in  
D8 packing 29-11
- Automotive-grade silicon carbide  
Power MOSFET 650 V, 40  
mΩ typ., 30 A in an H<sup>2</sup>PAK-7  
package 29-19
- Average Power Probe 38-456
- AVGPP 38-456
- B**
- Baseband Transmitter  
(BTX11A) 38-253
- Bend
  - Mitered
    - Nexxim 21-25, 35-15
    - Suspended Stripline 36-8
  - Optimally Mitered
    - Microstrip 21-27
    - Stripline 35-16
  - Radial 21-28, 35-18
  - Unmitered
    - Nexxim 21-24, 35-13
    - Suspended Stripline Nexxim 36-7
- BERP 38-458
- Bessel-Thompson Band Pass Filter  
(BTBPF) 13-2
- Bessel-Thompson Band Reject Filter  
(BTBRF) 13-4
- Bessel-Thompson High Pass Filter  
(BTHPF) 13-5
- Bessel-Thompson Low Pass Filter  
(BTLPF) 13-7
- BGEN 38-491
- Bi-phase Level Coding Model (BIPHL) 38-48
- Bi-phase Mark Coding Model (BIPHM) 38-49
- Bi-phase Space Coding Model  
(BIPHS) 38-50
- Binary Bit Generator 38-491
- Binary Source, Pseudo Random 38-493
- Binary to M-ary Coder (BMEN) 38-109
- Bit Error Rate Probe 38-458
- Bit Generator, Binary 38-491
- BJT
  - HICUM (Level 8) 2-28
  - HICUM L0 (Level 13) 2-52
  - Linear (Level 1) 2-1
  - Philips MEXTRAM 503/504 (Level 6) 2-20
  - Philips MODELLA (Level 10) 2-42

Quasi-Saturation (Level 2) 2-12	Butterworth Low Pass Filte (BLPF) 13-11
UCSD HBT (Level 11) 2-46	
VBIC95 (Level 4) 2-13	<b>C</b>
VBIC99 (Level 9) 2-36	Capacitor
BJT Model	Expression-Based (Nexxim) 3-10
HICUM (Level 8) 2-29	Interdigital
HICUM L0 (Level 13) 2-53	Parallel 21-32
Linear (Level 1) 2-4	Series 21-30
Philips MEXTRAM 503/504 (Level 6) 2-21	Nexxim 3-1, 28-1
Philips MODELLA (Level 10) 2- 43	Thin-Film, Physical T/Q 21-35
Quasi-Saturation (Level 2) 2-12	Capacitor Device 3-2
UCSD HBT (Level 11) 2-48	Capacitor Model
VBIC95 (Level 4) 2-14	Expression-Based 3-11
VBIC99 (Level 9) 2-37	Polynomial 3-5
BJTs 2-1	Capacitor with Q Factor 3-6
Bond Pad, Microstrip 21-5	Capacitors 3-1
Branch Line Coupler	CCCS
Microstrip 21-54	Delay 5-2
Stripline 35-30	Gate 5-3
BSRC 38-493	Linear 5-7
Butterworth Band Pass Filter (BBPF) 13-8	Polynomial 5-8
Butterworth Band Reject Filter (BBRF) 13-9	PWL 5-12
Butterworth High Pass Filter (BHPF) 13-10	CCOD 38-51
	CCVS
	Delay 5-13
	Gate 5-15

Linear 5-18  
Polynomial 5-19  
PWL 5-23  
CDMA/IS-95 38-8  
Ceiling (CEIL) 38-337  
Chain-based ABCD Element 33-26  
Channel Estimation (LICE) 38-542  
Channels 38-26  
Chebyshev Band Pass Filter  
(CBPF) 13-12  
Chebyshev Band Reject Filter  
(CBRF) 13-13  
Chebyshev High Pass Filter  
(CHPF) 13-14  
Chebyshev Low Pass Filter  
(CLPF) 13-15  
Chip Capacitor  
DF Factor (CHIPCAPD) 3-7  
ESR 3-9  
Q factor 3-8  
Chip Inductor  
DF 18-7  
ESR 18-9  
Q 18-8  
Chip Resistor 32-5  
CMC MOS Varactor 40-1  
Coaxial cable  
dielectric constant  
Nexxim 4-3  
with ref 4-4  
open.Nexxim 4-8  
open.with ref 4-9  
Partially Filled 4-11  
partially filled with ref 4-13  
phase velocity 4-5  
physical model 4-1, 4-2, 4-7, 4-14, 4-15  
step 4-10  
Coaxial Cables, Nexxim 4-1  
Coders, Convolutional (N, K, L) 38-51  
Compare Two Real Input Signals  
(CINT) 38-343  
Complementary Cumulative Function  
Probe (CCDFP) 38-460, 38-461, 38-474  
Complex Conjugate (FCONJ) 38-322  
Complex Conjugate Pole Pair 12-15  
Complex Conjugate Zero Pair 12-16  
Complex Integrator (CINTG) 38-149  
Complex Magnitude (FMAG) 38-323  
Complex Multiplier (CMULT) 38-130, 38-130  
Complex to Fixedpoint Converter  
(CTOFXT) 38-209  
Complex to Magnitude & Phase Converter  
(CTOMP) 38-112

- 
- Complex to Real & Imaginary Converter 38-114
  - Complex to Real Converter (CTOR) 38-113
  - Constant Source Complex (CCONST) 38-496
  - Constant Source, Real (RCONST) 38-520
  - Controlled Sources 5-1
  - Controllers 29-1
  - Convolution of Two Real Input Signals (CONV) 38-382
  - Convolutional Coder (CCOD) 38-51
  - Convolutional Coder (N, K, L) 38-51
  - Convolutional Encoder (COD11A) 38-253, 38-257
  - Convolutional Encoder, 802.11a (COD11A) 38-257
  - Coplanar Waveguide 6-1
  - Coplanar Waveguide Substrate Model 6-55
  - Cosine (FCOS) 38-358
  - Coupled Lines, Open Ends
    - Opposite Side, Symmetric 21-47
  - CP Addition, 802.11a (CPADD11A) 38-259
  - CP Removal, 802.11a (CPRM11A) 38-261
  - CPW Multi-Coupled Lines
    - Broadside
      - Electrical 6-17
      - Physical 6-14
      - Symmetric , Physical 6-21, 6-23, 11-16, 11-19
  - Creating a Custom CPW Substrate 6-54
  - Creating a Custom GCPW Substrate 11-49
  - Creating a Custom OSL Substrate 27-10
  - Creating a Custom RWG Substrate 31-4
  - Creating a Custom SLOT Substrate 34-11
  - Creating a Custom Substrate 21-120, 35-64
  - Creating a Custom Suspended Stripline Substrate 36-24
  - Crest Factor Probe (CFP) 38-464
  - Cross Junction
    - Microstrip 21-63, 35-34
    - Suspended Stripline 36-2
  - Cross, Coplanar Waveguide 6-5, 11-5
  - Crystal, Q
    - Parallel Resonance 12-4
    - Series Resonance 12-6
  - CTLE Visualization 9-1
-

Cumulative Function Probe (CDFP) 38-462	IS-95 Access Channel Block 38-9
Current-controlled switch, SPDT 37-1	Deinterleaver (DEILV) 38-387
Current Probe 30-2	Delay
Current Source	Complex Signal (CDELAY) 38-367
AM 17-19	Real Signal (RDELAY) 38-393
DC 17-8	Delay Modulation (Miller Coding ) Model (DLYMOD) 38-53
Exponential 17-20	Demodulator, 802.11a (DEMOD11A) 38- 266
PL, MSINC/ASPEC Compatible 17-22	Demodulators 38-127
Pulsed 17-9	Demultiplexer
PWL 17-11	Complex (CDMUX) 38-368
Single-Frequency FM 17-25	Real (RDMUX) 38-394
Sinusoidal 17-15	with Four Outputs Complex (CDMUX4) 38-370
	Demultiplexer with Eight Outputs, Complex (CDMUX8)lex 38-372
<b>D</b>	Depadder, 802.11a (DPAD11A) 38-268
D Flip-Flop Edge Triggered (DFF) 38-169	Depuncturer (DPUNC) 38-55
Data Converters 38-106	Depuncturer, 802.11a (DPUNC11A) 38- 270
Data File Source	Descrambler, 802.11a (DSCRM11A) 38- 273
Complex (CFILESRC) 38-497	Despreader (DESPREADER) 38-540
Real (RFILESRC) 38-521	Dicode NRZ Formatting Model (DICNRZ) 38-56
DC Block for Bias 12-7	Dicode RZ Formatting Model (DICRZ) 38- 58
DC Through 12-3	
DCLK 38-498	
Deinterleaver	
802.11a (DEILV11A) 38-263	

- 
- Dielectric Resonator
    - Bandpass, Microstrip 21-7
    - Bandstop, Microstrip 21-9
  - Digital Clock 38-498
  - Digital Filters 38-148
  - Digital Logic 38-167
  - Diode
    - Fowler-Nordheim (Level 2) 7-5
    - Geometric (Level 3) 7-7
    - Junction Capacitance (Level 4) 7-12
    - Non-Geometric (Level 1) 7-1
    - Step Recovery (Level 9) 7-33, 7-33
  - Diode Instance
    - Enhanced SPICE 7-26
    - Nonlinear Mowrowave 7-21
    - PIN 7-15
  - Diode Model
    - Enhanced SPICE (Level 6) 7-27
    - Fowler-Nordheim (Level 2) 7-6
    - Geometric (Level 3) 7-9
    - Junction Capacitance (Level 4) 7-13
    - Non-Geometric (Level 1) 7-2
    - Nonlinear Microwave 7-21
    - PIN (Level 5) 7-15
  - Diodes 7-1
  - Directional Coupler
    - 3-Port 15-6, 15-7
    - 4-Port 15-8
  - Divide by N Counter (DIVN) 38-172
  - Divide Two Signals (DIV) 38-320
  - Duobinary Coding Model (DUOBIN) 38-60
  - Duobinary with Precode Coding Model (DUOBINP) 38-62
  - Dynamic Current Probe 30-2, 30-3
- E**
- Edge Demodulator (EDGEDEM) 38-134
  - Edge Modulator (EDGEMOD) 38-425
  - EEHEMT (Level 15) 10-29
  - EEHEMT Model (Level 15) 10-30
  - EFT source 8-1, 8-4
  - Elliptic Band Pass Filter 13-15
  - Elliptic Band Reject Filter 13-19
  - Elliptic High Pass Filter (BTHPF) 13-22
  - Elliptic Low Pass Filter 13-25
  - EMC Tools 8-1
  - EMI Probe 30-4
  - Envelope Adaptor (Nexsys) 38-419
  - Envelope Detector (ENVELOPE) 38-137
  - Equalizers 38-190
-

- Equalizers, Nexxim 9-1
- Equation-Based S-Parameter Element 33-25
- Error Vector Magnitude Probe (EVMP) 38-465
- ESD diode 8-37
- ESD source 8-16
- ESD source with Delay 8-20, 8-24, 8-31
- Exclusive OR Gate (XOR) 38-189
- Exponent (POW3) 38-331
- Exponential Base e (FEXP) 38-326
- Eye External Step Response Source 17-41
- Eye Probe 30-4
- Eye Scope 30-8
- Eye Source 17-3, 17-33
- F**
- Fast Fourier Transform (FFT) 38-352
- Feed-Forward Equalizer (FFE) 13-27
- FETs (JFETs and MESFETs) 10-1
- FFT, 802.11a (FFT11A) 38-275
- filters
  - Nexxim 13-1
- Finite Impulse Response Filter (FIR) 38-152
- FIR 38-165
- Fixed Point 38-208
- Fixedpoint Accumulator (FXTACCUM) 38-211
- Fixedpoint FIR Filter (FXTFIR) 38-213
- Fixedpoint IIR Filter (FXTIIR) 38-215
- Fixedpoint Real Adder (FXTRADD) 38-218
- Fixedpoint Real Delay Element (FXTRDELAY) 38-220
- Fixedpoint Real Multiplier (FXTRMULT) 38-222
- Fixedpoint Real Scaler (FXTRSCALE) 38-224
- Fixedpoint Real Subtractor (FXTRSUB) 38-226
- Fixedpoint to Complex Converter (FXTTOC) 38-230
- Fixedpoint to Fixedpoint Converter (FXTTOFXT) 38-231
- Fixedpoint to Real Converter (FXTTOR) 38-233
- Floor (FLOOR) 38-338
- FMMOD 38-427
- Fraction (FRACTION) 38-339
- Free Space Path Loss (LINK) 15-9
- frequency
  - synthesizers 38-236
- Frequency Demodulator (FMDDEM) 38-139
- frequency dependent current sources 17-27, 17-123



Frequency Divider (FREQ\_DIV) 38-237, 38-239

Frequency Modulator 38-427

Frequency Trajectory Probe 38-468

FTRAJP 38-468

## G

GaAsFET

Angelov-Chalmers (Level 19) 10-36, 10-46

Curtice2 (Level 21) 10-39

Curtice2 Advanced (Level 22) 10-42

Curtice3 (Level 9) 10-26

GaAsFET Model

Angelov-Chalmers (Level 19) 10-37, 10-47

Curtice2 (Level 21) 10-40

Curtice2 Advanced (Level 22) 10-43

Curtice3 (Level 9) 10-27

Gap

Asymmetric

Microstrip 21-65

Stripline 35-36

Coplanar Waveguide 6-49

Symmetric

Microstrip 21-64

Stripline 35-35

Gaussian Low Pass Filter (GLPF) 38-154

Gaussian Minimum Shift Keying Modulator 38-429

GMSK 38-429

GMSK Viterbi Equalizer (VEGMSK) 38-204

Gold Sequence Generator (GOLD) 38-570

Gray Coder (GRAYCOD) 38-64

Gray Decoder (GRAYDEC) 38-65

Grounded Coplanar Waveguide 11-1

Grounded Coplanar Waveguide Substrate Model 11-51

## H

Histogram Probe (HISTP) 38-469

Hybrid Coupler

180-Degree, Causal 15-13

90-Degree

Causal Model 15-11

Hyperbolic Cosine (FCOSH) 38-359

Hyperbolic Sine (FSINH) 38-361

Hyperbolic Tangent (FTANH) 38-363

## I

I-Q Demodulator (IQDEM) 38-140

IBIS

buffers 16-1

IBIS Buffer Conventions	16-5	IEC 62305-1	8-51
IBIS Elements		IEEE C62.41	8-54
Series Buffer	16-1	IEEE802dot11a	38-252
Series Switch Buffer	16-2	IFFT, 802.11a (IFFT11A)	38-277
IBIS TYP Parameter Table	16-4	Impedance Inverter	12-14
Ideal Choke, Nexxi	12-3	Impedance Inverter, Nexxi	12-14
Ideal Coupled Lines		Independent Sources	17-1
Electrical	14-3	Indoor Channel (INDOORCH)	38-35
Physical	14-1	Inductor	
Ideal Distributed	14-1	Nexxim	18-1
Ideal Gain/Loss Model	15-9	Polynomial	18-3
Ideal Impedance	12-14	Solenoidal	
Ideal Microwave	15-1	N Taps	18-11
Ideal Open Stub		Nexxim	18-10
Electrical Length	14-6	Toroidal	
Electrical Length with Reference	14-7	N Taps	18-13
Physical Length	14-4	Nexxim	18-12, 18-14
Physical Length with Reference	14-5	Physical	
Ideal Shorted Stub		N Taps	18-15
Electrical Length	14-10	Nexxi	18-14
Electrical Length with Reference	14-11	Inductor Device	18-2
Physical Length	14-8	Inductor Device with Q Factor	18-4
Physical Length with Reference	14-9	Inductors	18-1
Ideal Tuner	32-10	Inductors, Coupled	18-5
		Infinite Impulse Response Filter (IIR)	38-156
		Integral Controller	29-114

Integrate and Dump (INTDUMP) 38-158	IS-95 Reverse Traffic Channel Block Interleaver (RTCB195) 38-20
Integrator 12-13, 38-448	IS-95 Synchronization Channel Block Deinterleaver (SYNCBD95) 38- 21
Integrator with Clock (CLKINTG) 38-150	IS-95 Synchronization Channel Block Interleaver (SYNCBI95) 38-22
Interleaver (INTLV) 38-389	IS-95, Access Channel Block Deinterleaver 38-9
Interleaver, 802.11a (INTLV11A) 38-279	Isolator  Physical Model 15-17
Interleaving Pattern Generator (INTLVPTN) 38-66	
INTG 38-448	
Inverse Fast Fourier Transform (IFFT) 38-353	<b>J</b>
Inverter (INV) 38-174	J-K Flip-Flop (JKFF) 38-175
IS-95 Access Channel Block Interleaver (ACCB195) 38-10	JFET  Modified Spice Model (Level 2) 10- 6
IS-95 Add Tail Bits for Initializing Convolutional Coder (CCTAIL95) 38-11	Spice Model (Level 1) 10-2
IS-95 Finite Impulse Response Filter (FIRIS95) 38-12	JFET Model  Modified SPICE Model (Level 2) 10-7
IS-95 Forward Traffic Channel Block Deinterleaver (FTCBD95) 38- 15	Spice Model (Level 1) 10-3
IS-95 Forward Traffic Channel Block Interleaver (FTCB195) 38-16	<b>L</b>
IS-95 Frame Quality Indicator (FQI95) 38-14	Lange Coupler  Electrical Length  Coplanar Waveguide 6-28
IS-95 Long Code Generator (LONGCD95) 38-17	Grounded Coplanar Waveguide 11-23
IS-95 Reverse Traffic Channel Block Deinterleaver (RTCBD95) 38- 19	Microstrip 21-61  Suspended Stripline 36-13

- Physical Length
    - Coplanar Waveguide 6-26
    - Grounded Coplanar Waveguide 11-22
    - Microstrip 21-59
    - Suspended Stripline 36-11
  - Latch (LATCH) 38-178
  - Least Mean Square Equalizer (LMSE) 38-196
  - Least Mean Square Equalizer, Complex (CLMSE) 38-191
  - Lightning and Surge Sources 8-48
  - Limiter (LIMITER) 38-391
  - Line Impedance Stabilization networks (LISNs) 8-39
  - Linear Feedback Shift Register (LFSR) 38-180
  - loadpull analysis
    - behavioral elements 19-1
  - LOGAMP 38-435
  - Logarithm Base 10 (FLOG) 38-335
  - Logarithmic Amplifier 38-435
  - Logarithmic Detector (LOGDET) 38-142
  - lumped
    - elements general 12-1
- M**
- M-ary to Binary Decoder (MBEN) 38-117
  - M-Sequence Generator (MSEQ) 38-572
  - Magnitude & Phase to Complex Converter (MPTOC) 38-118
  - Matched Filter (MATCHFILTER) 38-545
  - math
    - complex 38-315
    - exponential 38-325
    - logarithm 38-333
    - precision 38-336
    - real 38-342
    - transforms 38-351
    - trigonometry 38-354
  - Math Function, Arc Cosine 38-355
  - MATLAB Probe 30-9
  - Maxwell Spice Legacy Elements 20-1
  - MESFET
    - Materka (Level 24) 10-50
    - Materka (Level 8) 10-22
    - Materka Level 25 10-64
    - Statz (Level 25) 10-63
    - Statz (Level 3, SAT 2) 10-14
    - TOM1 (Level 3, SAT 3) 10-15
    - TOM3 (Level 7) 10-18
  - MESFET Model
    - Materka (Level 24) 10-51
    - Materka (Level 8) 10-23
    - Modified Curtice (Level 3, SAT 1) 10-13

---

TOM (Level 3, SAT 3) 10-16	Frequency 38-427
TOM3 (Level 7) 10-18	Gaussian Minimum Shift Keying 38-429
microstrip	Phase 38-437
Nexxim component elements 21- 1	Phase Shift Keying 38-439
Microstrip Substrate Model 21-122	Quadrature Amplitude 38-440
MIL-STD-464C 8-48	Modulators 38-420
MIM Circular Capacitor Q Specified 21-44	MOSFET 29-4  (Level 62) 24-36
MIM Circular Capacitor, Loss Specified 21-43	Advanced SPICE Level 2 (Level 8) 22-27
MIM Rectangular Cap, C and Loss Specified 21-39	BSIM3-SOI (Level 57) 24-7
MIM Rectangular Capacitor	Bsim3v3 (Levels 49 and 53) 23-1
Loss Specified 21-37	BSIM4 (Level 54) 23-62
Q Specified 21-38	EPFL-EKV (Level 55) 24-1
MIPI-CPHY Transmitter 17-43, 30- 11	HiSim 1.0 (Level 64) 24-70
miscellaneous, Nexxim components 38-364	HiSim 2.0 (Level 66) 24-77
Mitered Bend	HiSim 2.40 LDMOS (Level 66) 24- 99, 25-88
Coplanar Waveguide 6-13	Motorola MET LDMOS (Level 63) 25-88
Grounded Coplanar Waveguide 11-14	Philips MOS11 Version 1100 (Level 63) 24-40
Mixer 38-448	Philips MOS1101 Version 11010 Physical (Level 63) 24-47
Mixer, Nonlinear 26-2	Philips MOS1101 Version 11011 Binned (Level 63) 24-55
Modulation Error Ratio Probe (MERP) 38-470	Philips MOS903 Geometrical (Level 50) 23-53
Modulator	Schichman-Hodges (Level 1) 22-1
802.11a (MOD11A) 38-282	

---

SPICE 2G Empirical (Level 3) 22-18	LETI-UTSOI (Level 76) Local Model 25-119
SPICE 2G Grove-Frohman (Level 2) 22-10	Motorola MES LDMOS (Level 63) 25-137
MOSFET Instance	Philips MOS11 Version 1100 (Level 63) 24-41
BSIM-CMG (Level 72) 25-64	Philips MOS1101 Version 11010 Physical (Level 63) 24-48
LETI-UTSOI Level 76 25-118	Philips MOS1101 Version 11011 Binned (Level 63) 24-56
PSP 103.1 (Level 69)	Philips MOS903 Geometrical (Level 50) 23-54
Binning Model 25-38	PSP 103.1 (Level 69) Binning Model 25-40
Geometric Model 25-16	PSP 103.1 (Level 69) Local Model 25-3
PSP 103.1 (Level 69) Local Model 25-1	PSP 103.1 (Level 69), Geometric Model 25-18
UTSOI (Level 76), Geometric Model 25-126	Schichman-Hodges (Level 1) 22-3
MOSFET Model	SPICE 2G Empirical (Level 3) 22-20
Advanced SPICE Level 2 (Level 8) 22-28	SPICE 2G Grove-Frohman (Level 2) 22-12
BSIM-CMG (Level 72) 25-66	UTSOI (Level 76), Geometric Model 25-127
BSIM3-SOI (Level 57) 24-10	MOSFETs 1 through 27 22-1
Bsim3v3 (Levels 49 and 53) 23-5	MOSFETs 49 through 54 23-1
BSIM4 (Level 54) 23-66	MOSFETs 55 through 66 24-1
EPFL-EKV (Level 55) 24-3	MOSFETs 69 through 99 25-1
HiSim 1.0 (Level 64) 24-71	Motors 29-1
HiSim 2.0 (Level 66) 24-80	MPSK Symbol Decision (MPSKSD) 38-556
HiSim 2.40 LDMOS (Level 66) 24-102	
HiSim HV LDMOS (Level 73) 25-91	

---

MS Bend	Stub Edge Specified 21-94
Arbitrary Angle 21-21	MS Shorted Stub
Coupled 21-46	Electrical Length 21-98
MS Compensated TEE 21-14	Electrical Length with Reference 21-99
MS MIM Rectangular Cap, C and Q Specified 21-41	Physical Length 21-95
MS Multi-Coupled Lines, Asymmetric 21-53	Physical Length with Reference 21-96
MS Open Stub	MS Thin-Film Resistor
Electrical Length 21-74	Bulk Resistivity 21-106
Electrical Length with Reference 21-76	Surface Resistivity 21-107
Physical Length 21-72	MS Transmission Line, Field Solver 21-109
Physical Length with Reference 21-73	Multi-Coupled Lines
MS Radial Stub	Differential 21-50
Butterfly	Electrical Length 35-24
Aperture Width Specified 21-77	Physical 21-48
Inner Radius Specified 21-79	Physical Length 35-22
Stub Edge Specified 21-81	Multipath Channel, Constant Gains and Integer Delays (MNCH) 38-36
Series	Multipath Delay Estimation (MPDE) 38-553
Aperture Width Specified 21-83, 21-92	Multipath Nonfading Channel for Linear Antenna Array (MNCHLAA) 38-531
Inner Radius Specified 21-86	Multipath Rayleigh Fading Channel (MRFC) 38-38
Stub Edge Specified 21-88	Multipath Rayleigh Fading Channel for Linear Antenna Array (MRFCHLAA) 38-534
Shunt	
Aperture Width Specified 21-90	

---

Multipath Rayleigh Fading Channel,  
Integer Delays (MRFCH) 38-  
42

Multipath Search  
(MPATHSEARCH) 38-550

Multiplexer

Complex (CMUX) 38-375

Real (RMUX) 38-397

with Eight Inputs Complex  
(CMUX8) 38-379

with Four Inputs Complex  
(CMUX4) 38-377

Multiply Two Signals (MULT) 38-  
324

## N

NAND Gate (NAND) 38-182

Natural Logarithm (FLN) 38-334

Negative Impedance Converter 12-  
8

Nexxim

filters 13-1

Noise Source, Current 17-48, 17-49

Nonlinear RF 26-1

NOR Gate (NOR) 38-183

NRZ Level Pulse Code Modulator  
(NRZL) 38-71

NRZ Mark Pulse Code Modulator  
(NRZM) 38-72

NRZ Space Pulse Code Modulator  
(NRZS) 38-73

NRZ to Binary Converter (NRZTOB) 38-  
119

NXVSPST 37-6

## O

Offset Stripline 27-1

Offset Stripline Substrate Model 27-12

One Port Oscillator 38-500

Open End Effect, Microstrip 21-70

Open Stub

Electrical Length

Coplanar Waveguide 6-35

Grounded Coplanar Waveguide 11-  
32

Slotline 34-2

Suspended Stripline 36-16

Electrical Length with Reference

Coplanar Waveguide 6-36

Grounded Coplanar Waveguide 11-  
33

Physical Length

Coplanar Waveguide 6-33

Grounded Coplanar Waveguide 11-  
29

Slotline 34-1

Suspended Stripline 36-14

Physical Length with Reference

Coplanar Waveguide 6-34



- Grounded Coplanar Waveguide 11-30
- options reference, s-elements 33-18
- Optoelectronic 28-1
- OR Gate (OR) 38-184
- OSC 38-500
- Oscillator Probe 30-14
- Oscillator, One Port 38-500
- OSL Multi-Coupled Lines
- Asymmetric 27-1
  - Differential 27-3
- OSL Transmission Line, Field Solver 27-8
- P**
- Padder, 802.11a (PADD11A) 38-286
- Parallel Analog to Digital Converter (PADC) 38-121
- Parallel Digital to Analog Converter (PDAC) 38-123
- Parker-Skellern PSFET Instance (Level 18) 10-33
- Parker-Skellern PSFET Model (Level 18) 10-34
- Peak-to-Average Power Probe (PAPP) 38-472
- Periodic Pulse Waveform Generator 38-514
- Periodic Sawtooth Waveform Generator 38-522
- Periodic Square Waveform Generator 38-525
- Periodic Step Waveform Generator 38-527
- Periodic Triangle Waveform Generator 38-529
- Permanent Magnet Synchronous Machine 29-2
- Phase and Frequency Detector (PFDET) 38-241
- Phase Demodulator (PMDEM) 38-144
- Phase Modulator 38-437
- Phase Shift Keying Demodulator (PSKDEM) 38-145
- Phase Shift Keying Modulator 38-439
- Phase Shifter 12-18
- PI/4DQPSK Demodulator (DQPSKDEM) 38-132
- PI/4DQPSK Modulator 38-423
- PID 29-121
- Piecewise Linear (PWL) 38-516
- Pilot Addition, 802.11a (PILOT11A) 38-292
- Pilot Removal, 802.11a (PLTRM11A) 38-295
- PMMOD 38-437
- Pole Zero Band Pass Filter 13-40
- Pole Zero Band Reject Filter 13-42

- Pole Zero Filter, Causal 13-47
- Pole Zero High Pass Filter 13-44
- Pole Zero Low Pass Filter 13-46, 13-57
- Polynomial Band Pass Filter 13-29
- Polynomial Band Reject Filter 13-31
- Polynomial Filter, Causal 13-37
- Polynomial High Pass Filter 13-34
- Polynomial Low Pass Filter 13-36, 13-55
- Power (POW) 38-329
- Power Amplifier (POWAMP) 38-577
- Power Combiner/Divider
  - 10-Way 15-26
  - 2-Way 15-18
  - 3-Way 15-19
  - 4-Way 15-20
  - 5-Way 15-21
  - 6-Way 15-22
  - 7-Way 15-23
  - 8-Way 15-24
  - 9-Way 15-25
- Power Electronics Tools 29-1
- Power Electronics Tools Compensators 29-113
- Power Semiconductors 29-4
- Power Source, Sinusoidal 17-129
- Power Spectral Density Probe 38-476
- Power with Exponential Format (POW2) 38-330
- PPDU Frame Former, 802.11a (PFORM11A) 38-290
- Preamble Generator, 802.11a (PREAM11A) 38-296
- Probability Density Function Probe (PDFP) 38-473
- Probe
  - Adjacent Channel Power Ratio 38-454
  - Average Power 38-456
  - Bit Error Rate 38-458
  - Frequency Trajectory 38-468
  - Power Spectral Density 38-476
  - Root Mean Square 38-479
  - Signal 38-483
  - Voltage 38-485
- Probes, Nexxim 30-1
- Probes, System 38-453
- PSDP 38-476
- PSDU Generator with External File, 802.11a (PSDUF11A) 38-301
- PSDU Generator, 802.11a (PSDU11A) 38-299
- Pseudo Random Binary Source 38-493
- Pseudo Random Binary Source (PRBS) 38-510
- Pseudo Random Binary Source with

- Differential Waveform Outputs (PRBSD) 38-512
- PSKMOD 38-439
- PULSE 38-514
- Pulse Width Modulation 29-105
- Puncturer (PUNC) 38-74
- Puncturer, 802.11a (PUNC11A) 38-304
- PWL diode 29-110
- Q**
- QAM Demodulator (QAMDEM) 38-146
- QAMMOD 38-440
- Quadrature Amplitude Modulator 38-440
- R**
- Raised Cosine Band Pass Filter (RCBPF) 13-49
- Raised Cosine Low Pass Filter (RCLPF) 13-51
- Rake Combiner (RAKECOMBINER) 38-557
- Random Sequence Generator (RANDSEQ) 38-578
- Real & Imaginary to Complex Converter (RITOC) 38-125
- Real Input to Complex Output (RTOC) 38-126
- Real Pole 12-16
- Real Signal Correlator (CRLTR) 38-384
- Real to Fixedpoint Converter (RTOFXT) 38-234
- Real Zero 12-17
- Reciprocity (RECIP) 38-346
- Rectangular Inductor
- Grounded Coplanar Waveguide 6-30, 11-25
- Nexxim 21-66
- Rectangular Waveguide 31-1, 31-1
- Rectangular Waveguide Substrate Model 31-6
- Rectangular Waveguide Termination 31-2
- Rectifier (RECTFR) 38-396
- Recursive Least Square Equalizer (RLSE) 38-198
- Recursive Least Square Equalizer, Complex (CRLSE) 38-193
- Reed-Solomon Addition (RSERRADD) 38-85
- Reed-Solomon Coder (RSCODER) 38-76
- Reed-Solomon Decoder (RSDEC) 38-80
- Resistor
- Expression-Based 32-6
- Frequency-Dependent 3-12, 18-16, 32-8
- Nexxim 32-1

- Port Impedance 32-13
- Resistor Device 32-2
- Resistor Model 32-4
- Resistors 32-1
- Ring Coupler
  - Microstrip 21-57
  - Stripline 35-32
- RLSE DFE/FFE, Nexsys 38-200
- RMSP 38-479
- Root (ROOT) 38-332
- Root Mean Square Probe 38-479
- Root Raised Cosine Band Pass Filter (RCBPF) 13-53
- Root Raised Cosine Filter (RRCF) 38-160
- Root Raised Cosine Low Pass Filter (RCLPF) 13-54
- Round (ROUND) 38-340
- RPI Poly-Si TFT MOSFET Model, LEVEL=62 24-37
- RZ AMI Pulse Code Modulator (RZAMI) 38-87
- RZ Bipolar Pulse Code Modulator (RZBI) 38-88
- RZ Unipolar Pulse Code Modulator (RZUNI) 38-89
- S**
- S-Element 33-1, 33-17
- s-element, options reference 33-18
- S-Parameter Elements 33-1
- S Frequency Dependent Data Model 33-13
- Sample and Hold (SMPLHLD) 38-405
- Sample Selection (SAMPSELECT) 38-559
- Sampler (SAMPLER) 38-400
- Sampling Rate Decimator for Complex Signal (SRDC) 38-407
- Sampling Rate Decimator for Fixedpoint Real Signal (FXTSRD) 38-228
- Sampling Rate Decimator for Real Signal (SRDR) 38-408
- Sampling Rate Expander for Complex Signal (SREC) 38-409
- Sampling Rate Expander for Fixedpoint Real Signal (FXTSRE) 38-229
- Sampling Rate Expander for Real Signal (SRER) 38-410
- SAWTOOTH 38-522
- Scale a Complex Signal (CSCALE) 38-317
- Scale a Complex Signal (CSHIFT) 38-318
- Scale a Real Signal (RSCALE) 38-347
- Schmit Trigger Nonlinearity (SCHMIT) 38-402
- Scrambler, 802.11a (SCRAM11A) 38-307
- Selecting a Coplanar Waveguide Substrate 6-53
- Selecting a Grounded Coplanar Waveguide Substrate 11-48
- Selecting a Grounded Coplanar

---

Waveguide Substrate at the Component Level 11-50	Shorted Stub
Selecting a Microstrip Substrate 21-119	Electrical Length
Selecting a Predefined Global Substrate 35-63	Coplanar Waveguide 6-40
Selecting a Rectangular Waveguide Substrate 31-4	Grounded Coplanar Waveguide 11-38
Selecting a Rectangular Waveguide Substrate at the Component Level 31-5	Slotline 34-5
Selecting a Slotline Substrate 34-11	Suspended Stripline 36-19
Selecting a Slotline Substrate at the Component Level 34-12	Electrical Length with Reference
Selecting a Substrate at the Component Level 21-121, 35-65	Coplanar Waveguide 6-42
Selecting a Suspended Stripline Substrate at the Component Level 36-25	Grounded Coplanar Waveguide 11-39
Selecting an Offset Stripline Substrate 27-10	Physical Length
Selecting an Offset Stripline Substrate at the Component Level 6-55, 27-11	Coplanar Waveguide 6-38
Serial Analog to Digital Converter (ADC) 38-107	Grounded Coplanar Waveguide 11-35
Serial Digital to Analog Converter (DAC) 38-115	Slotline 34-4
Shift a Real Signal (RSHIFT) 38-348	Suspended Stripline 36-17
	Physical Length with Reference
	Coplanar Waveguide 6-39
	Grounded Coplanar Waveguide 11-36
	Shot Noise Source
	Current 17-52
	Voltage 17-53
	Sign (RSIGN) 38-349
	Signal Field Bits Generator, 802.11a (SIG11A) 38-310
	Signal Probe 38-483

---

- Signal Sink (SINK) 38-404
- Signal to Noise & Distortion Probe (SINADP) 38-481
- Silicon carbide Power MOSFET 1200 V, 21 m $\Omega$  typ., 91 A in an HiP247 package 29-33
- Silicon carbide Power MOSFET 1200 V, 35 m $\Omega$  typ., 60 A in an HiP247-4 package 29-44
- Silicon carbide Power MOSFET 650 V, 116 A, 18 m $\Omega$  (typ., T<sub>J</sub> = 25 °C) in an H<sup>2</sup>PAK-7 package 29-58
- Silicon carbide Power MOSFET 650 V, 18 m $\Omega$  typ., 119 A in an HiP247-4 package 29-73
- Silicon carbide Power MOSFET 650 V, 55 m $\Omega$  typ., 40 A in a PowerFLAT 8x8 HV package 29-87
- Sinc Filter (SINC) 38-162
- Sine (FSIN) 38-360
- Sine Wave (SIN) 38-523
- SL Bend, Coupled 35-20
- SL Compensated TEE 35-7
- SL Coupled Lines, Open Ends 35-21
- SL Multi-Coupled Lines
  - Differential 35-28
- SL Multi-Coupled Lines, Asymmetric 35-26
- SL Open Stub
  - Electrical Length 35-41
  - Electrical Length with Reference 35-43
  - Physical Length with Reference 35-40
- SL Shorted Stub
  - Electrical Length 35-47
  - Electrical Length with Reference 35-48
  - Physical Length 35-44
  - Physical Length with Reference 35-45
- SL Tapered Line, W Specified
  - Exponential Width Taper 21-103, 35-53
  - Impedance Taper 21-102, 35-51
  - Linear Width Taper 21-104, 35-54
- SL Transmission Line, Field Solver 35-55
- Slot Gap, Coplanar Waveguide 6-51
- Slotline 34-1
- Slotline Coupled Lines, Full-Wave Model 34-9
- Slotline Substrate Model 34-13
- Sources, System 38-486
- SP 38-483
- SP Frequency Dependent Data Model 33-6
- Space-Vector PWM 29-107, 29-107
- Spiral Inductor, Microstrip 21-68
- Spreader (SPREADER) 38-579
- SQRSRC, Waveform Generator, Periodic Square 38-525

- 
- Square (FSQR) 38-327
  - Square Root (FSQRT) 38-328
  - SS Multi-Coupled Lines,  
Physical 36-9
  - Step
    - Coplanar Waveguide 6-7
    - Grounded Coplanar  
Waveguide 11-7
    - Microstrip 21-10
    - Stripline 35-3
    - Suspended Stripline 36-3
  - STEPSRC, Waveform Generator,  
Periodic Step 38-527
  - STMicroelectronics 29-4
  - Stripline 35-1
  - Stripline Substrate Model 35-65
  - Subtract Two Complex Signals  
(CSUB) 38-319
  - Subtract Two Real Input Signals  
(RSUB) 38-350
  - Suspended Stripline 36-1
  - Suspended Stripline Substrate  
Model 36-26
  - Switches 37-1
  - Symbol Mapper (SYMMAP) 38-442
  - Symbol Repeater (SAMPREP) 38-  
401
  - Synchronous Amplitude  
Demodulator (AMDEM) 38-  
128, 38-128, 38-128
  - Synchronous Machines 29-1
- T**
- T-Element Lossless Transmission  
Line 39-1
  - Tangent (FTAN) 38-362
  - Tapered Line
    - Coplanar Waveguide 6-43
    - Grounded Coplanar  
Waveguide 11-41
    - W Specified, with Reference  
Microstrip 21-100
    - Stripline 35-49
  - Tee
    - Coplanar Waveguide 6-8
    - Grounded Coplanar  
Waveguide 11-8
    - Reference Planes at Center
      - Microstrip 21-12
      - Stripline 35-4
      - Suspended Stripline 36-4
    - Reference Planes at Edge
      - Microstrip 21-13
      - Stripline 35-5, 36-5
  - Terminal to Differential and Common  
Mode Converter 12-12
  - Terminal to Differential or Common  
Mode Converter 12-9
-

Thin-Film Resistor	Electrical Length with Reference 21-114
Bulk Resistivity 14-12	Physical Length
Surface Resistivity 14-13	Coplanar Waveguide 6-44, 6-46
Thin Film Resistor	Grounded Coplanar Waveguide 11-42, 11-44
Coplanar Waveguide 6-31	Nexxim 21-111, 35-57
Grounded Coplanar Waveguide 11-28	Offset Stripline 27-5
Time Domain Reflectometer 30-16	Slotline 34-6
Toggle Complex Input Signals (CTOGGLE) 38-386	Suspended Stripline 36-20
Toggle Real Input Signals (RTOGGLE) 38-399	Physical Length with Reference
Transformer	Nexxim 21-112, 35-58
1 x 1 coils 12-18	Offset Stripline 27-6
1 x 2 coils 12-19	Transmission Line with Delay 14-18
Impedance Model 12-22	Transmission Lines, Nexxim 39-1
M x N coils 12-20	TRIANGLE 38-529
Transmission Line	Truncation (TRUNC) 38-341
Delay with Reference 14-19	Turbo Coder with PCCC (CODPCCC) 38-90
Electrical Length	Turbo Decoder with PCCC (TDEC PCCC) 38-95
Coplanar Waveguide 6-47, 6-48, 11-45	Twinaxial cable 4-16
Grounded Coplanar Waveguide 11-47	Twinaxial cable with reference nodes 4-18
Microstrip 21-113	Two-Bit Demultiplexer (TBDMUX) 38-185
Slotline 34-8	Two-Bit Multiplexer (TBMUX) 38-187
Stripline 35-60, 35-61	TYPE-I Compensator 29-114
Suspended Stripline 36-22	TYPE-III Compensator 29-121
	Type II Compensator 29-117



**U**

U-Element Lossy Transmission  
Line 39-2

U Model Lossy Transmission  
Line 39-3

Unmitered Bend

Distance Between Ground  
Planes

Coplanar Waveguide 6-10

Grounded Coplanar  
Waveguide 11-11

Gap Width

Coplanar Waveguide 6-11

Grounded Coplanar  
Waveguide 11-13

**V**

Varactors 40-1

VCCS

Behavioral 5-41

Delay 5-25

Foster 5-26

Gate 5-27

LaPlace 5-30

Linear 5-33

Polynomial 5-35

PWL 5-39

VCR Gate 5-43

VCR Linear 5-47

VCR Polynomial 5-48

VCR PWL 5-53

VCVS

Behavioral 5-77

Behavioral Delay 5-42

Delay 5-54

Foster 5-56

Gate 5-57

LaPlace 5-63

Linear 5-65

Multiplier 5-66

Nonlinear Dependent, Nexxim  
Maxwell-equivalen 20-1

Op Amp 5-67

Polynomial 5-68

PWL 5-73

Transformer 5-76

Via Hole, Grounded Coplanar  
Waveguide 11-10

Via Pad 21-18, 35-10

Via Pad with Reference 21-20, 35-12

Via Through Hole 21-15, 35-8

Via Through Hole with Reference 21-  
17, 35-9

Viterbi Decoder (VDEC) 38-100

Viterbi Decoder with Packet  
Transmission (VDECPT) 38-  
103

- Viterbi Decoder, 802.11a (VDEC11A) 38-313
  - Voltage-controlled switch, SPDT 37-3, 37-6
  - Voltage-Controlled Voltage Source, S-Domain 5-74
  - Voltage Controlled Oscillator (VCO) 38-243
  - Voltage Controlled Oscillator with Divide by N (VCODIVBYN) 38-247
  - Voltage Controlled Switch
    - Type 1 (SWITCH1) 38-411
    - Type 2 (SWITCH2) 38-413
    - Type 3 (SWITCH3) 38-415
  - Voltage Probe 30-26, 38-485
  - Voltage Source
    - AM 17-115
    - Clock with Jitter 17-56
    - CPM Modulated 17-71
    - DC 17-74
    - Exponential 17-116
    - Gaussian Random Bit Generator with Jitter 17-107
    - Linear Feedback Shift Register 17-80
    - PL, MSINC/ASPEC Compatible 17-118
    - PSK Modulated 17-82
    - Pulsed 17-85
    - PWL 17-87
    - QAM Modulated 17-91
    - Random Bit Generator 17-94
    - Random Bit Generator with Jitter 17-98, 17-101
    - Single-Frequency FM 17-121
    - Sinusoidal 17-112
    - Spread Spectrum Clock 17-62
    - VSIQ 17-75
    - Voltage Source, Gaussian Pulse 17-106
    - VP 38-485
    - VRM Source with Remote Sense Line 8-44
    - VRM source1 8-46
- W**
- W Element Transmission Line 39-5
  - W Model Transmission Line
    - FIELDSOLVER 39-7
    - RLGC 39-14
    - Table 39-16
  - Walsh Function Demodulator (WALSHDEM) 38-23
  - Walsh Function Generator (WALSHGEN)on 38-24
  - Walsh Function Modulator (WALSHMOD) 38-25
  - Waveform Generator
    - Periodic Pulse 38-514

Periodic Sawtooth 38-522

Periodic Triangle 38-529

WCDMA Transmitter 38-570

White Noise Source

Current 17-54

Voltage 17-55

Window (WINDOW) 38-417

## Y

Y Junction, Microstrip 21-116

## Z

Z-Domain Differentiator with Order  
M (ZDIFF) 38-163

Z-Domain Differentiator with Order  
M, K Stages (ZDIFFK) 38-164

Z-Domain Integrator (ZINTEG) 38-  
165

Z-Domain Integrator, K Stages  
(ZINTEGK) 38-166